From: Pascal Spring Date: Wed, 15 Jun 2022 21:48:18 +0000 (+0200) Subject: Initial commit X-Git-Url: https://git.traxxnet.ch/?a=commitdiff_plain;h=c31931e1ed266c1c2e7171298237c167fccb69c6;p=arm-electronicload_rework_2022.git Initial commit --- c31931e1ed266c1c2e7171298237c167fccb69c6 diff --git a/.cproject b/.cproject new file mode 100644 index 0000000..cf2dc67 --- /dev/null +++ b/.cproject @@ -0,0 +1,344 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/.project b/.project new file mode 100644 index 0000000..4172f3a --- /dev/null +++ b/.project @@ -0,0 +1,27 @@ + + + arm-electronicload + + + + + + org.eclipse.cdt.managedbuilder.core.genmakebuilder + clean,full,incremental, + + + + + org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder + full,incremental, + + + + + + org.eclipse.cdt.core.cnature + org.eclipse.cdt.managedbuilder.core.managedBuildNature + org.eclipse.cdt.managedbuilder.core.ScannerConfigNature + org.eclipse.cdt.core.ccnature + + diff --git a/.settings/language.settings.xml b/.settings/language.settings.xml new file mode 100644 index 0000000..1a5f010 --- /dev/null +++ b/.settings/language.settings.xml @@ -0,0 +1,14 @@ + + + + + + + + + + + + + + \ No newline at end of file diff --git a/Release/arm-electronicload-rework.map b/Release/arm-electronicload-rework.map new file mode 100644 index 0000000..2d554ac --- /dev/null +++ b/Release/arm-electronicload-rework.map @@ -0,0 +1,2865 @@ +Archive member included to satisfy reference by file (symbol) + +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_uqi.o) + ./src/ili9341gfx.o (__gnu_thumb1_case_uqi) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_shi.o) + ./src/main.o (__gnu_thumb1_case_shi) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_udivsi3.o) + ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o (__aeabi_uidiv) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_divsi3.o) + ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o (__aeabi_idiv) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_dvmd_tls.o) + /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_udivsi3.o) (__aeabi_idiv0) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_arm_cmpsf2.o) + ./src/main.o (__aeabi_fcmpge) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) + ./src/main.o (__aeabi_f2uiz) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) + ./src/main.o (__aeabi_fadd) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + ./src/main.o (__aeabi_fdiv) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(eqsf2.o) + /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_arm_cmpsf2.o) (__eqsf2) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(gesf2.o) + /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_arm_cmpsf2.o) (__gesf2) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(lesf2.o) + /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_arm_cmpsf2.o) (__lesf2) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + ./src/main.o (__aeabi_fmul) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(subsf3.o) + /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) (__aeabi_fsub) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(fixsfsi.o) + /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) (__aeabi_f2iz) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatsisf.o) + ./src/main.o (__aeabi_i2f) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatunsisf.o) + ./src/main.o (__aeabi_ui2f) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_clzsi2.o) + /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) (__clzsi2) +/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-errno.o) + ./system/src/newlib/_sbrk.o (__errno) +/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-impure.o) + /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-errno.o) (_impure_ptr) +/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-memset.o) + ./src/main.o (memset) + +Allocating common symbols +Common symbol size file + +timer_delayCount 0x4 ./src/delay.o +textbgcolour 0x2 ./src/ili9341gfx.o +errno 0x4 ./system/src/newlib/_syscalls.o +cursor_y 0x2 ./src/ili9341gfx.o +iactualx 0x2 ./src/ili9341gfx.o +iactualy 0x2 ./src/ili9341gfx.o +vactualx 0x2 ./src/ili9341gfx.o +isetx 0x2 ./src/ili9341gfx.o +vsety 0x2 ./src/ili9341gfx.o +I2C_InitStructure 0x1c ./src/main.o +vsetx 0x2 ./src/ili9341gfx.o +vactualy 0x2 ./src/ili9341gfx.o +GPIO_InitStructure 0x8 ./src/main.o +enc_delta 0x1 ./src/main.o +textcolour 0x2 ./src/ili9341gfx.o +cursor_x 0x2 ./src/ili9341gfx.o +textsize 0x1 ./src/ili9341gfx.o +isety 0x2 ./src/ili9341gfx.o + +Discarded input sections + + .text 0x0000000000000000 0x0 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .data 0x0000000000000000 0x0 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .bss 0x0000000000000000 0x0 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_DeInit + 0x0000000000000000 0xac ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_Init + 0x0000000000000000 0x7a ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_StructInit + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_PinLockConfig + 0x0000000000000000 0x24 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_ReadInputDataBit + 0x0000000000000000 0xc ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_ReadInputData + 0x0000000000000000 0x6 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_ReadOutputDataBit + 0x0000000000000000 0xc ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_ReadOutputData + 0x0000000000000000 0x6 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_SetBits + 0x0000000000000000 0x4 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_ResetBits + 0x0000000000000000 0x4 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_WriteBit + 0x0000000000000000 0xc ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_Write + 0x0000000000000000 0x4 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_PinAFConfig + 0x0000000000000000 0x22 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .debug_info 0x0000000000000000 0x688 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .debug_abbrev 0x0000000000000000 0x1f1 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .debug_loc 0x0000000000000000 0x334 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .debug_aranges + 0x0000000000000000 0x80 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .debug_ranges 0x0000000000000000 0x70 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .debug_line 0x0000000000000000 0x265 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .debug_str 0x0000000000000000 0x511 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .comment 0x0000000000000000 0x58 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .debug_frame 0x0000000000000000 0x108 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .ARM.attributes + 0x0000000000000000 0x31 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text 0x0000000000000000 0x0 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .data 0x0000000000000000 0x0 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .bss 0x0000000000000000 0x0 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_DeInit + 0x0000000000000000 0x60 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_HSEConfig + 0x0000000000000000 0x10 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_AdjustHSICalibrationValue + 0x0000000000000000 0x14 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_HSICmd + 0x0000000000000000 0x1c ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_AdjustHSI14CalibrationValue + 0x0000000000000000 0x14 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_HSI14Cmd + 0x0000000000000000 0x1c ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_HSI14ADCRequestCmd + 0x0000000000000000 0x1c ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_LSEConfig + 0x0000000000000000 0x20 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_LSEDriveConfig + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_LSICmd + 0x0000000000000000 0x1c ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_PLLConfig + 0x0000000000000000 0x20 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_PLLCmd + 0x0000000000000000 0x24 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_HSI48Cmd + 0x0000000000000000 0x24 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_PREDIV1Config + 0x0000000000000000 0x14 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_ClockSecuritySystemCmd + 0x0000000000000000 0x24 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_MCOConfig + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_SYSCLKConfig + 0x0000000000000000 0x14 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_GetSYSCLKSource + 0x0000000000000000 0x10 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_HCLKConfig + 0x0000000000000000 0x14 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_PCLKConfig + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_ADCCLKConfig + 0x0000000000000000 0x30 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_CECCLKConfig + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_I2CCLKConfig + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_USARTCLKConfig + 0x0000000000000000 0x38 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_USBCLKConfig + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_GetClocksFreq + 0x0000000000000000 0x174 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_RTCCLKConfig + 0x0000000000000000 0x10 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_RTCCLKCmd + 0x0000000000000000 0x24 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_BackupResetCmd + 0x0000000000000000 0x24 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_AHBPeriphClockCmd + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_APB2PeriphClockCmd + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_APB1PeriphClockCmd + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_AHBPeriphResetCmd + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_APB2PeriphResetCmd + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_APB1PeriphResetCmd + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_ITConfig + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_GetFlagStatus + 0x0000000000000000 0x2c ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_WaitForHSEStartUp + 0x0000000000000000 0x2e ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_ClearFlag + 0x0000000000000000 0x14 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_GetITStatus + 0x0000000000000000 0x14 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_ClearITPendingBit + 0x0000000000000000 0xc ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .data.APBAHBPrescTable + 0x0000000000000000 0x10 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .debug_info 0x0000000000000000 0xa86 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .debug_abbrev 0x0000000000000000 0x245 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .debug_loc 0x0000000000000000 0x903 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .debug_aranges + 0x0000000000000000 0x160 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .debug_ranges 0x0000000000000000 0x150 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .debug_line 0x0000000000000000 0x570 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .debug_str 0x0000000000000000 0x80e ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .comment 0x0000000000000000 0x58 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .debug_frame 0x0000000000000000 0x2c4 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .ARM.attributes + 0x0000000000000000 0x31 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text 0x0000000000000000 0x0 ./system/src/newlib/_cxx.o + .data 0x0000000000000000 0x0 ./system/src/newlib/_cxx.o + .bss 0x0000000000000000 0x0 ./system/src/newlib/_cxx.o + .text._ZN9__gnu_cxx27__verbose_terminate_handlerEv + 0x0000000000000000 0x6 ./system/src/newlib/_cxx.o + .text.__cxa_pure_virtual + 0x0000000000000000 0x6 ./system/src/newlib/_cxx.o + .debug_info 0x0000000000000000 0xf84 ./system/src/newlib/_cxx.o + .debug_abbrev 0x0000000000000000 0x2f9 ./system/src/newlib/_cxx.o + .debug_aranges + 0x0000000000000000 0x20 ./system/src/newlib/_cxx.o + .debug_ranges 0x0000000000000000 0x10 ./system/src/newlib/_cxx.o + .debug_line 0x0000000000000000 0x1bc ./system/src/newlib/_cxx.o + .debug_str 0x0000000000000000 0x835 ./system/src/newlib/_cxx.o + .comment 0x0000000000000000 0x58 ./system/src/newlib/_cxx.o + .debug_frame 0x0000000000000000 0x40 ./system/src/newlib/_cxx.o + .ARM.attributes + 0x0000000000000000 0x31 ./system/src/newlib/_cxx.o + .text 0x0000000000000000 0x0 ./system/src/newlib/_exit.o + .data 0x0000000000000000 0x0 ./system/src/newlib/_exit.o + .bss 0x0000000000000000 0x0 ./system/src/newlib/_exit.o + .text.abort 0x0000000000000000 0x8 ./system/src/newlib/_exit.o + .text 0x0000000000000000 0x0 ./system/src/newlib/_sbrk.o + .data 0x0000000000000000 0x0 ./system/src/newlib/_sbrk.o + .bss 0x0000000000000000 0x0 ./system/src/newlib/_sbrk.o + .text._sbrk 0x0000000000000000 0x40 ./system/src/newlib/_sbrk.o + .bss.current_heap_end.3942 + 0x0000000000000000 0x4 ./system/src/newlib/_sbrk.o + .debug_info 0x0000000000000000 0x933 ./system/src/newlib/_sbrk.o + .debug_abbrev 0x0000000000000000 0x1f9 ./system/src/newlib/_sbrk.o + .debug_loc 0x0000000000000000 0x5f ./system/src/newlib/_sbrk.o + .debug_aranges + 0x0000000000000000 0x20 ./system/src/newlib/_sbrk.o + .debug_ranges 0x0000000000000000 0x10 ./system/src/newlib/_sbrk.o + .debug_line 0x0000000000000000 0xe9 ./system/src/newlib/_sbrk.o + .debug_str 0x0000000000000000 0x621 ./system/src/newlib/_sbrk.o + .comment 0x0000000000000000 0x58 ./system/src/newlib/_sbrk.o + .debug_frame 0x0000000000000000 0x28 ./system/src/newlib/_sbrk.o + .ARM.attributes + 0x0000000000000000 0x31 ./system/src/newlib/_sbrk.o + .text 0x0000000000000000 0x0 ./system/src/newlib/_startup.o + .data 0x0000000000000000 0x0 ./system/src/newlib/_startup.o + .bss 0x0000000000000000 0x0 ./system/src/newlib/_startup.o + .text.__initialize_data + 0x0000000000000000 0xc ./system/src/newlib/_startup.o + .text.__initialize_bss + 0x0000000000000000 0xc ./system/src/newlib/_startup.o + .text.__run_init_array + 0x0000000000000000 0x44 ./system/src/newlib/_startup.o + .text.__run_fini_array + 0x0000000000000000 0x24 ./system/src/newlib/_startup.o + .text 0x0000000000000000 0x0 ./system/src/newlib/_syscalls.o + .data 0x0000000000000000 0x0 ./system/src/newlib/_syscalls.o + .bss 0x0000000000000000 0x0 ./system/src/newlib/_syscalls.o + .text.raise 0x0000000000000000 0x10 ./system/src/newlib/_syscalls.o + .text.kill 0x0000000000000000 0x10 ./system/src/newlib/_syscalls.o + .bss.__dso_handle + 0x0000000000000000 0x4 ./system/src/newlib/_syscalls.o + COMMON 0x0000000000000000 0x4 ./system/src/newlib/_syscalls.o + .text 0x0000000000000000 0x0 ./system/src/newlib/assert.o + .data 0x0000000000000000 0x0 ./system/src/newlib/assert.o + .bss 0x0000000000000000 0x0 ./system/src/newlib/assert.o + .text.__assert_func + 0x0000000000000000 0x6 ./system/src/newlib/assert.o + .debug_info 0x0000000000000000 0x960 ./system/src/newlib/assert.o + .debug_abbrev 0x0000000000000000 0x1fe ./system/src/newlib/assert.o + .debug_loc 0x0000000000000000 0x84 ./system/src/newlib/assert.o + .debug_aranges + 0x0000000000000000 0x20 ./system/src/newlib/assert.o + .debug_ranges 0x0000000000000000 0x10 ./system/src/newlib/assert.o + .debug_line 0x0000000000000000 0x116 ./system/src/newlib/assert.o + .debug_str 0x0000000000000000 0x62a ./system/src/newlib/assert.o + .comment 0x0000000000000000 0x58 ./system/src/newlib/assert.o + .debug_frame 0x0000000000000000 0x28 ./system/src/newlib/assert.o + .ARM.attributes + 0x0000000000000000 0x31 ./system/src/newlib/assert.o + .text 0x0000000000000000 0x0 ./system/src/diag/Trace.o + .data 0x0000000000000000 0x0 ./system/src/diag/Trace.o + .bss 0x0000000000000000 0x0 ./system/src/diag/Trace.o + .debug_line 0x0000000000000000 0x0 ./system/src/diag/Trace.o + .debug_str 0x0000000000000000 0x13a ./system/src/diag/Trace.o + .comment 0x0000000000000000 0x58 ./system/src/diag/Trace.o + .ARM.attributes + 0x0000000000000000 0x31 ./system/src/diag/Trace.o + .text 0x0000000000000000 0x0 ./system/src/diag/trace_impl.o + .data 0x0000000000000000 0x0 ./system/src/diag/trace_impl.o + .bss 0x0000000000000000 0x0 ./system/src/diag/trace_impl.o + .debug_line 0x0000000000000000 0x0 ./system/src/diag/trace_impl.o + .debug_str 0x0000000000000000 0x13f ./system/src/diag/trace_impl.o + .comment 0x0000000000000000 0x58 ./system/src/diag/trace_impl.o + .ARM.attributes + 0x0000000000000000 0x31 ./system/src/diag/trace_impl.o + .text 0x0000000000000000 0x0 ./system/src/cortexm/_initialize_hardware.o + .data 0x0000000000000000 0x0 ./system/src/cortexm/_initialize_hardware.o + .bss 0x0000000000000000 0x0 ./system/src/cortexm/_initialize_hardware.o + .text 0x0000000000000000 0x0 ./system/src/cortexm/_reset_hardware.o + .data 0x0000000000000000 0x0 ./system/src/cortexm/_reset_hardware.o + .bss 0x0000000000000000 0x0 ./system/src/cortexm/_reset_hardware.o + .text 0x0000000000000000 0x0 ./system/src/cortexm/exception_handlers.o + .data 0x0000000000000000 0x0 ./system/src/cortexm/exception_handlers.o + .bss 0x0000000000000000 0x0 ./system/src/cortexm/exception_handlers.o + .text 0x0000000000000000 0x0 ./system/src/cmsis/system_stm32f0xx.o + .data 0x0000000000000000 0x0 ./system/src/cmsis/system_stm32f0xx.o + .bss 0x0000000000000000 0x0 ./system/src/cmsis/system_stm32f0xx.o + .text 0x0000000000000000 0x0 ./system/src/cmsis/vectors_stm32f0xx.o + .data 0x0000000000000000 0x0 ./system/src/cmsis/vectors_stm32f0xx.o + .bss 0x0000000000000000 0x0 ./system/src/cmsis/vectors_stm32f0xx.o + .text 0x0000000000000000 0x0 ./src/BlinkLed.o + .data 0x0000000000000000 0x0 ./src/BlinkLed.o + .bss 0x0000000000000000 0x0 ./src/BlinkLed.o + .text.blink_led_init + 0x0000000000000000 0x3c ./src/BlinkLed.o + .debug_info 0x0000000000000000 0x339 ./src/BlinkLed.o + .debug_abbrev 0x0000000000000000 0x160 ./src/BlinkLed.o + .debug_aranges + 0x0000000000000000 0x20 ./src/BlinkLed.o + .debug_ranges 0x0000000000000000 0x10 ./src/BlinkLed.o + .debug_line 0x0000000000000000 0x133 ./src/BlinkLed.o + .debug_str 0x0000000000000000 0x3e0 ./src/BlinkLed.o + .comment 0x0000000000000000 0x58 ./src/BlinkLed.o + .debug_frame 0x0000000000000000 0x30 ./src/BlinkLed.o + .ARM.attributes + 0x0000000000000000 0x31 ./src/BlinkLed.o + .text 0x0000000000000000 0x0 ./src/_write.o + .data 0x0000000000000000 0x0 ./src/_write.o + .bss 0x0000000000000000 0x0 ./src/_write.o + .debug_line 0x0000000000000000 0x0 ./src/_write.o + .debug_str 0x0000000000000000 0x12f ./src/_write.o + .comment 0x0000000000000000 0x58 ./src/_write.o + .ARM.attributes + 0x0000000000000000 0x31 ./src/_write.o + .text 0x0000000000000000 0x0 ./src/delay.o + .data 0x0000000000000000 0x0 ./src/delay.o + .bss 0x0000000000000000 0x0 ./src/delay.o + .text 0x0000000000000000 0x0 ./src/font16.o + .data 0x0000000000000000 0x0 ./src/font16.o + .bss 0x0000000000000000 0x0 ./src/font16.o + .text 0x0000000000000000 0x0 ./src/font32.o + .data 0x0000000000000000 0x0 ./src/font32.o + .bss 0x0000000000000000 0x0 ./src/font32.o + .text 0x0000000000000000 0x0 ./src/font64.o + .data 0x0000000000000000 0x0 ./src/font64.o + .bss 0x0000000000000000 0x0 ./src/font64.o + .text 0x0000000000000000 0x0 ./src/font72.o + .data 0x0000000000000000 0x0 ./src/font72.o + .bss 0x0000000000000000 0x0 ./src/font72.o + .rodata.chr_f72_20 + 0x0000000000000000 0x12c ./src/font72.o + .rodata.chr_f72_2E + 0x0000000000000000 0x12c ./src/font72.o + .rodata.chr_f72_30 + 0x0000000000000000 0x20d ./src/font72.o + .rodata.chr_f72_31 + 0x0000000000000000 0x20d ./src/font72.o + .rodata.chr_f72_32 + 0x0000000000000000 0x20d ./src/font72.o + .rodata.chr_f72_33 + 0x0000000000000000 0x20d ./src/font72.o + .rodata.chr_f72_34 + 0x0000000000000000 0x20d ./src/font72.o + .rodata.chr_f72_35 + 0x0000000000000000 0x20d ./src/font72.o + .rodata.chr_f72_36 + 0x0000000000000000 0x20d ./src/font72.o + .rodata.chr_f72_37 + 0x0000000000000000 0x20d ./src/font72.o + .rodata.chr_f72_38 + 0x0000000000000000 0x20d ./src/font72.o + .rodata.chr_f72_39 + 0x0000000000000000 0x20d ./src/font72.o + .rodata.chr_f72_3A + 0x0000000000000000 0x12c ./src/font72.o + .rodata.chrtbl_f72 + 0x0000000000000000 0x180 ./src/font72.o + .text 0x0000000000000000 0x0 ./src/font7s.o + .data 0x0000000000000000 0x0 ./src/font7s.o + .bss 0x0000000000000000 0x0 ./src/font7s.o + .rodata.chr_f7s_20 + 0x0000000000000000 0xc0 ./src/font7s.o + .rodata.chr_f7s_2D + 0x0000000000000000 0xc0 ./src/font7s.o + .rodata.chr_f7s_2E + 0x0000000000000000 0xc0 ./src/font7s.o + .rodata.chr_f7s_30 + 0x0000000000000000 0xc0 ./src/font7s.o + .rodata.chr_f7s_31 + 0x0000000000000000 0xc0 ./src/font7s.o + .rodata.chr_f7s_32 + 0x0000000000000000 0xc0 ./src/font7s.o + .rodata.chr_f7s_33 + 0x0000000000000000 0xc0 ./src/font7s.o + .rodata.chr_f7s_34 + 0x0000000000000000 0xc0 ./src/font7s.o + .rodata.chr_f7s_35 + 0x0000000000000000 0xc0 ./src/font7s.o + .rodata.chr_f7s_36 + 0x0000000000000000 0xc0 ./src/font7s.o + .rodata.chr_f7s_37 + 0x0000000000000000 0xc0 ./src/font7s.o + .rodata.chr_f7s_38 + 0x0000000000000000 0xc0 ./src/font7s.o + .rodata.chr_f7s_39 + 0x0000000000000000 0xc0 ./src/font7s.o + .rodata.chr_f7s_3A + 0x0000000000000000 0x60 ./src/font7s.o + .rodata.chrtbl_f7s + 0x0000000000000000 0x180 ./src/font7s.o + .text 0x0000000000000000 0x0 ./src/font8.o + .data 0x0000000000000000 0x0 ./src/font8.o + .bss 0x0000000000000000 0x0 ./src/font8.o + .rodata.chr_f8_20 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_21 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_22 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_23 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_24 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_25 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_26 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_27 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_28 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_29 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_2A + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_2B + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_2C + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_2D + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_2E + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_2F + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_30 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_31 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_32 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_33 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_34 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_35 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_36 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_37 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_38 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_39 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_3A + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_3B + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_3C + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_3D + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_3E + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_3F + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_40 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_41 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_42 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_43 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_44 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_45 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_46 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_47 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_48 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_49 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_4A + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_4B + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_4C + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_4D + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_4E + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_4F + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_50 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_51 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_52 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_53 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_54 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_55 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_56 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_57 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_58 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_59 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_5A + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_5B + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_5C + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_5D + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_5E + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_5F + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_60 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_61 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_62 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_63 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_64 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_65 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_66 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_67 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_68 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_69 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_6A + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_6B + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_6C + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_6D + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_6E + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_6F + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_70 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_71 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_72 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_73 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_74 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_75 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_76 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_77 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_78 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_79 + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_7A + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_7B + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_7C + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_7D + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_7E + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chr_f8_7F + 0x0000000000000000 0x5 ./src/font8.o + .rodata.chrtbl_f8 + 0x0000000000000000 0x180 ./src/font8.o + .rodata.widtbl_f8 + 0x0000000000000000 0x60 ./src/font8.o + .debug_info 0x0000000000000000 0x722 ./src/font8.o + .debug_abbrev 0x0000000000000000 0x5f ./src/font8.o + .debug_aranges + 0x0000000000000000 0x18 ./src/font8.o + .debug_line 0x0000000000000000 0x45 ./src/font8.o + .debug_str 0x0000000000000000 0x51d ./src/font8.o + .comment 0x0000000000000000 0x58 ./src/font8.o + .ARM.attributes + 0x0000000000000000 0x31 ./src/font8.o + .text 0x0000000000000000 0x0 ./src/font_courier.o + .data 0x0000000000000000 0x0 ./src/font_courier.o + .bss 0x0000000000000000 0x0 ./src/font_courier.o + .text 0x0000000000000000 0x0 ./src/i2c.o + .data 0x0000000000000000 0x0 ./src/i2c.o + .bss 0x0000000000000000 0x0 ./src/i2c.o + .text.i2c_status + 0x0000000000000000 0x48 ./src/i2c.o + .text.i2c_reset + 0x0000000000000000 0x18 ./src/i2c.o + .text 0x0000000000000000 0x0 ./src/ili9341.o + .data 0x0000000000000000 0x0 ./src/ili9341.o + .bss 0x0000000000000000 0x0 ./src/ili9341.o + .text.ili9341_spi_init + 0x0000000000000000 0xa ./src/ili9341.o + .text 0x0000000000000000 0x0 ./src/ili9341gfx.o + .data 0x0000000000000000 0x0 ./src/ili9341gfx.o + .bss 0x0000000000000000 0x0 ./src/ili9341gfx.o + .text.backuplocationvset + 0x0000000000000000 0x24 ./src/ili9341gfx.o + .text.backuplocationvactual + 0x0000000000000000 0x24 ./src/ili9341gfx.o + .text.backuplocationiset + 0x0000000000000000 0x24 ./src/ili9341gfx.o + .text.backuplocationiactual + 0x0000000000000000 0x24 ./src/ili9341gfx.o + .text.ili9341_out_6 + 0x0000000000000000 0xe ./src/ili9341gfx.o + .rodata.gfont 0x0000000000000000 0x2 ./src/ili9341gfx.o + .text 0x0000000000000000 0x0 ./src/main.o + .data 0x0000000000000000 0x0 ./src/main.o + .bss 0x0000000000000000 0x0 ./src/main.o + .text.mcp4728_write_dac + 0x0000000000000000 0x80 ./src/main.o + .text.mcp4728_general_update + 0x0000000000000000 0x2 ./src/main.o + .text.bcd_to_epphex + 0x0000000000000000 0x22 ./src/main.o + .bss.enc_event + 0x0000000000000000 0x1 ./src/main.o + .text 0x0000000000000000 0x0 ./src/mcp24aaxx.o + .data 0x0000000000000000 0x0 ./src/mcp24aaxx.o + .bss 0x0000000000000000 0x0 ./src/mcp24aaxx.o + .text.mcp24aa02_read_byte + 0x0000000000000000 0x30 ./src/mcp24aaxx.o + .text.mcp24aa64_write_byte + 0x0000000000000000 0x2c ./src/mcp24aaxx.o + .text.mcp24aa64_write_word + 0x0000000000000000 0x32 ./src/mcp24aaxx.o + .text.mcp24aa64_write_dword + 0x0000000000000000 0x46 ./src/mcp24aaxx.o + .text.mcp24aa64_read_byte + 0x0000000000000000 0x38 ./src/mcp24aaxx.o + .text.mcp24aa64_read_word + 0x0000000000000000 0x42 ./src/mcp24aaxx.o + .text.mcp24aa64_read_dword + 0x0000000000000000 0x4a ./src/mcp24aaxx.o + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_uqi.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_uqi.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_shi.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_shi.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_udivsi3.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_udivsi3.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_divsi3.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_divsi3.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_dvmd_tls.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_dvmd_tls.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_arm_cmpsf2.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_arm_cmpsf2.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(eqsf2.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(eqsf2.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(gesf2.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(gesf2.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(lesf2.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(lesf2.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(subsf3.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(subsf3.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(fixsfsi.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(fixsfsi.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatsisf.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatsisf.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatunsisf.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatunsisf.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_clzsi2.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_clzsi2.o) + .text 0x0000000000000000 0xc /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-errno.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-errno.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-errno.o) + .debug_info 0x0000000000000000 0x8cb /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-errno.o) + .debug_abbrev 0x0000000000000000 0x178 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-errno.o) + .debug_aranges + 0x0000000000000000 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-errno.o) + .debug_line 0x0000000000000000 0xf1 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-errno.o) + .debug_str 0x0000000000000000 0x5d8 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-errno.o) + .comment 0x0000000000000000 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-errno.o) + .debug_frame 0x0000000000000000 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-errno.o) + .ARM.attributes + 0x0000000000000000 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-errno.o) + .text 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-impure.o) + .data 0x0000000000000000 0x64 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-impure.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-impure.o) + .rodata 0x0000000000000000 0x4 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-impure.o) + .debug_info 0x0000000000000000 0x8a4 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-impure.o) + .debug_abbrev 0x0000000000000000 0x15c /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-impure.o) + .debug_aranges + 0x0000000000000000 0x18 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-impure.o) + .debug_line 0x0000000000000000 0xd4 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-impure.o) + .debug_str 0x0000000000000000 0x5c6 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-impure.o) + .comment 0x0000000000000000 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-impure.o) + .ARM.attributes + 0x0000000000000000 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-impure.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-memset.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-memset.o) + +Memory Configuration + +Name Origin Length Attributes +RAM 0x0000000020000000 0x0000000000002000 xrw +CCMRAM 0x0000000000000000 0x0000000000000000 xrw +FLASH 0x0000000008000000 0x0000000000010000 xr +FLASHB1 0x0000000000000000 0x0000000000000000 xr +EXTMEMB0 0x0000000000000000 0x0000000000000000 xr +EXTMEMB1 0x0000000000000000 0x0000000000000000 xr +EXTMEMB2 0x0000000000000000 0x0000000000000000 xr +EXTMEMB3 0x0000000000000000 0x0000000000000000 xr +MEMORY_ARRAY 0x0000000000000000 0x0000000000000000 xrw +*default* 0x0000000000000000 0xffffffffffffffff + +Linker script and memory map + +LOAD ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o +LOAD ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o +LOAD ./system/src/newlib/_cxx.o +LOAD ./system/src/newlib/_exit.o +LOAD ./system/src/newlib/_sbrk.o +LOAD ./system/src/newlib/_startup.o +LOAD ./system/src/newlib/_syscalls.o +LOAD ./system/src/newlib/assert.o +LOAD ./system/src/diag/Trace.o +LOAD ./system/src/diag/trace_impl.o +LOAD ./system/src/cortexm/_initialize_hardware.o +LOAD ./system/src/cortexm/_reset_hardware.o +LOAD ./system/src/cortexm/exception_handlers.o +LOAD ./system/src/cmsis/system_stm32f0xx.o +LOAD ./system/src/cmsis/vectors_stm32f0xx.o +LOAD ./src/BlinkLed.o +LOAD ./src/_write.o +LOAD ./src/delay.o +LOAD ./src/font16.o +LOAD ./src/font32.o +LOAD ./src/font64.o +LOAD ./src/font72.o +LOAD ./src/font7s.o +LOAD ./src/font8.o +LOAD ./src/font_courier.o +LOAD ./src/i2c.o +LOAD ./src/ili9341.o +LOAD ./src/ili9341gfx.o +LOAD ./src/main.o +LOAD ./src/mcp24aaxx.o +LOAD /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libstdc++_nano.a +LOAD /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libm.a +START GROUP +LOAD /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a +LOAD /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a +LOAD /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libc_nano.a +END GROUP +START GROUP +LOAD /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a +LOAD /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libc_nano.a +END GROUP + 0x0000000020002000 __stack = (ORIGIN (RAM) + LENGTH (RAM)) + 0x0000000020002000 _estack = __stack + 0x0000000000000400 __Main_Stack_Size = 0x400 + [!provide] PROVIDE (_Main_Stack_Size = __Main_Stack_Size) + 0x0000000020001c00 __Main_Stack_Limit = (__stack - __Main_Stack_Size) + [!provide] PROVIDE (_Main_Stack_Limit = __Main_Stack_Limit) + 0x0000000000000100 _Minimum_Stack_Size = 0x100 + 0x0000000020000078 PROVIDE (_Heap_Begin = _end_noinit) + 0x0000000020001c00 PROVIDE (_Heap_Limit = (__stack - __Main_Stack_Size)) + +.isr_vector 0x0000000008000000 0x1ae + FILL mask 0xff + 0x0000000008000000 __vectors_start = ABSOLUTE (.) + 0x0000000008000000 __vectors_start__ = ABSOLUTE (.) + *(.isr_vector) + .isr_vector 0x0000000008000000 0xc4 ./system/src/cmsis/vectors_stm32f0xx.o + 0x0000000008000000 g_pfnVectors + *(.cfmconfig) + *(.after_vectors .after_vectors.*) + .after_vectors + 0x00000000080000c4 0xb8 ./system/src/newlib/_startup.o + 0x00000000080000c4 _start + .after_vectors + 0x000000000800017c 0x30 ./system/src/cortexm/exception_handlers.o + 0x000000000800017c Reset_Handler + 0x0000000008000180 NMI_Handler + 0x0000000008000182 HardFault_Handler + 0x000000000800019a HardFault_Handler_C + 0x000000000800019c SVC_Handler + 0x000000000800019e PendSV_Handler + .after_vectors + 0x00000000080001ac 0x2 ./system/src/cmsis/vectors_stm32f0xx.o + 0x00000000080001ac TIM1_CC_IRQHandler + 0x00000000080001ac TSC_IRQHandler + 0x00000000080001ac ADC1_COMP_IRQHandler + 0x00000000080001ac TIM6_IRQHandler + 0x00000000080001ac PVD_IRQHandler + 0x00000000080001ac I2C1_IRQHandler + 0x00000000080001ac RCC_CRS_IRQHandler + 0x00000000080001ac SPI1_IRQHandler + 0x00000000080001ac TIM6_DAC_IRQHandler + 0x00000000080001ac USART3_4_IRQHandler + 0x00000000080001ac ADC1_IRQHandler + 0x00000000080001ac I2C2_IRQHandler + 0x00000000080001ac USART3_6_IRQHandler + 0x00000000080001ac TIM17_IRQHandler + 0x00000000080001ac CEC_CAN_IRQHandler + 0x00000000080001ac PVD_VDDIO2_IRQHandler + 0x00000000080001ac DMA1_Channel4_5_6_7_IRQHandler + 0x00000000080001ac TIM3_IRQHandler + 0x00000000080001ac RCC_IRQHandler + 0x00000000080001ac EXTI4_15_IRQHandler + 0x00000000080001ac USART3_8_IRQHandler + 0x00000000080001ac DMA1_Channel1_IRQHandler + 0x00000000080001ac Default_Handler + 0x00000000080001ac CEC_IRQHandler + 0x00000000080001ac DMA1_Channel4_5_IRQHandler + 0x00000000080001ac TIM7_IRQHandler + 0x00000000080001ac EXTI0_1_IRQHandler + 0x00000000080001ac USB_IRQHandler + 0x00000000080001ac SPI2_IRQHandler + 0x00000000080001ac DMA1_Ch2_3_DMA2_Ch1_2_IRQHandler + 0x00000000080001ac DMA1_Ch4_7_DMA2_Ch3_5_IRQHandler + 0x00000000080001ac TS_IRQHandler + 0x00000000080001ac WWDG_IRQHandler + 0x00000000080001ac TIM2_IRQHandler + 0x00000000080001ac DMA1_Channel2_3_IRQHandler + 0x00000000080001ac USART2_IRQHandler + 0x00000000080001ac VDDIO2_IRQHandler + 0x00000000080001ac FLASH_IRQHandler + 0x00000000080001ac USART1_IRQHandler + 0x00000000080001ac TIM1_BRK_UP_TRG_COM_IRQHandler + +.inits 0x00000000080001b0 0x28 + 0x00000000080001b0 __data_regions_array_start = . + 0x00000000080001b0 0x4 LONG 0x80078b8 LOADADDR (.data) + 0x00000000080001b4 0x4 LONG 0x20000000 ADDR (.data) + 0x00000000080001b8 0x4 LONG 0x20000024 (ADDR (.data) + SIZEOF (.data)) + 0x00000000080001bc 0x4 LONG 0x80078b8 LOADADDR (.data_CCMRAM) + 0x00000000080001c0 0x4 LONG 0x0 ADDR (.data_CCMRAM) + 0x00000000080001c4 0x4 LONG 0x0 (ADDR (.data_CCMRAM) + SIZEOF (.data_CCMRAM)) + 0x00000000080001c8 __data_regions_array_end = . + 0x00000000080001c8 __bss_regions_array_start = . + 0x00000000080001c8 0x4 LONG 0x20000024 ADDR (.bss) + 0x00000000080001cc 0x4 LONG 0x20000078 (ADDR (.bss) + SIZEOF (.bss)) + 0x00000000080001d0 0x4 LONG 0x0 ADDR (.bss_CCMRAM) + 0x00000000080001d4 0x4 LONG 0x0 (ADDR (.bss_CCMRAM) + SIZEOF (.bss_CCMRAM)) + 0x00000000080001d8 __bss_regions_array_end = . + *(.init) + *(.fini) + 0x00000000080001d8 . = ALIGN (0x4) + 0x00000000080001d8 PROVIDE (__preinit_array_start = .) + *(.preinit_array_sysinit .preinit_array_sysinit.*) + *(.preinit_array_platform .preinit_array_platform.*) + *(.preinit_array .preinit_array.*) + 0x00000000080001d8 PROVIDE (__preinit_array_end = .) + 0x00000000080001d8 . = ALIGN (0x4) + 0x00000000080001d8 PROVIDE (__init_array_start = .) + *(SORT_BY_NAME(.init_array.*)) + *(.init_array) + 0x00000000080001d8 PROVIDE (__init_array_end = .) + 0x00000000080001d8 . = ALIGN (0x4) + 0x00000000080001d8 PROVIDE (__fini_array_start = .) + *(SORT_BY_NAME(.fini_array.*)) + *(.fini_array) + 0x00000000080001d8 PROVIDE (__fini_array_end = .) + +.flashtext + *(.flashtext .flashtext.*) + +.text 0x00000000080001d8 0x76e0 + *(.text .text.*) + .text._exit 0x00000000080001d8 0x6 ./system/src/newlib/_exit.o + 0x00000000080001d8 _exit + *fill* 0x00000000080001de 0x2 + .text.__initialize_args + 0x00000000080001e0 0x10 ./system/src/newlib/_syscalls.o + 0x00000000080001e0 __initialize_args + .text.__initialize_hardware_early + 0x00000000080001f0 0x8 ./system/src/cortexm/_initialize_hardware.o + 0x00000000080001f0 __initialize_hardware_early + .text.__initialize_hardware + 0x00000000080001f8 0x8 ./system/src/cortexm/_initialize_hardware.o + 0x00000000080001f8 __initialize_hardware + .text.__reset_hardware + 0x0000000008000200 0x1c ./system/src/cortexm/_reset_hardware.o + 0x0000000008000200 __reset_hardware + .text.SystemInit + 0x000000000800021c 0xf8 ./system/src/cmsis/system_stm32f0xx.o + 0x000000000800021c SystemInit + .text.SystemCoreClockUpdate + 0x0000000008000314 0x64 ./system/src/cmsis/system_stm32f0xx.o + 0x0000000008000314 SystemCoreClockUpdate + .text.delay_init + 0x0000000008000378 0x44 ./src/delay.o + 0x0000000008000378 delay_init + .text.timer_sleep + 0x00000000080003bc 0x10 ./src/delay.o + 0x00000000080003bc timer_sleep + .text.timer_tick + 0x00000000080003cc 0x14 ./src/delay.o + 0x00000000080003cc timer_tick + .text.delay_ms + 0x00000000080003e0 0x8 ./src/delay.o + 0x00000000080003e0 delay_ms + .text.SysTick_Handler + 0x00000000080003e8 0x8 ./src/delay.o + 0x00000000080003e8 SysTick_Handler + .text.i2c_init + 0x00000000080003f0 0x44 ./src/i2c.o + 0x00000000080003f0 i2c_init + .text.i2c_start + 0x0000000008000434 0x14 ./src/i2c.o + 0x0000000008000434 i2c_start + .text.i2c_stop + 0x0000000008000448 0x14 ./src/i2c.o + 0x0000000008000448 i2c_stop + .text.i2c_autoend + 0x000000000800045c 0x10 ./src/i2c.o + 0x000000000800045c i2c_autoend + .text.i2c_set_nbytes + 0x000000000800046c 0x1c ./src/i2c.o + 0x000000000800046c i2c_set_nbytes + .text.i2c_read_ack + 0x0000000008000488 0x14 ./src/i2c.o + 0x0000000008000488 i2c_read_ack + .text.i2c_read_nack + 0x000000000800049c 0x20 ./src/i2c.o + 0x000000000800049c i2c_read_nack + .text.i2c_write_addr + 0x00000000080004bc 0x24 ./src/i2c.o + 0x00000000080004bc i2c_write_addr + .text.i2c_write + 0x00000000080004e0 0x14 ./src/i2c.o + 0x00000000080004e0 i2c_write + .text.ili9341_hard_init + 0x00000000080004f4 0x12 ./src/ili9341.o + 0x00000000080004f4 ili9341_hard_init + .text.ili9341_hard_reset + 0x0000000008000506 0x22 ./src/ili9341.o + 0x0000000008000506 ili9341_hard_reset + .text.ili9341_spi_send + 0x0000000008000528 0x34 ./src/ili9341.o + 0x0000000008000528 ili9341_spi_send + .text.ili9341_writecommand8 + 0x000000000800055c 0x10 ./src/ili9341.o + 0x000000000800055c ili9341_writecommand8 + .text.ili9341_writedata8 + 0x000000000800056c 0x10 ./src/ili9341.o + 0x000000000800056c ili9341_writedata8 + .text.ili9341_setaddress + 0x000000000800057c 0x50 ./src/ili9341.o + 0x000000000800057c ili9341_setaddress + .text.ili9341_init + 0x00000000080005cc 0x206 ./src/ili9341.o + 0x00000000080005cc ili9341_init + .text.ili9341_pushcolour + 0x00000000080007d2 0x12 ./src/ili9341.o + 0x00000000080007d2 ili9341_pushcolour + .text.ili9341_clear + 0x00000000080007e4 0x48 ./src/ili9341.o + 0x00000000080007e4 ili9341_clear + .text.ili9341_drawpixel + 0x000000000800082c 0x30 ./src/ili9341.o + 0x000000000800082c ili9341_drawpixel + .text.ili9341_drawvline + 0x000000000800085c 0x50 ./src/ili9341.o + 0x000000000800085c ili9341_drawvline + .text.ili9341_drawhline + 0x00000000080008ac 0x50 ./src/ili9341.o + 0x00000000080008ac ili9341_drawhline + .text.ili9341_fillrect + 0x00000000080008fc 0x74 ./src/ili9341.o + 0x00000000080008fc ili9341_fillrect + .text.ili9341_setRotation + 0x0000000008000970 0x50 ./src/ili9341.o + 0x0000000008000970 ili9341_setRotation + .text.ili9341_setcursor + 0x00000000080009c0 0x14 ./src/ili9341gfx.o + 0x00000000080009c0 ili9341_setcursor + .text.ili9341_settextcolour + 0x00000000080009d4 0x14 ./src/ili9341gfx.o + 0x00000000080009d4 ili9341_settextcolour + .text.ili9341_settextsize + 0x00000000080009e8 0x14 ./src/ili9341gfx.o + 0x00000000080009e8 ili9341_settextsize + .text.ili9341_drawUnicode + 0x00000000080009fc 0x1d0 ./src/ili9341gfx.o + 0x00000000080009fc ili9341_drawUnicode + .text.ili9341_write + 0x0000000008000bcc 0xcc ./src/ili9341gfx.o + 0x0000000008000bcc ili9341_write + .text.ili9341_out + 0x0000000008000c98 0x1a ./src/ili9341gfx.o + 0x0000000008000c98 ili9341_out + .text.i_to_a 0x0000000008000cb2 0x32 ./src/main.o + 0x0000000008000cb2 i_to_a + .text.encode_init + 0x0000000008000ce4 0x30 ./src/main.o + 0x0000000008000ce4 encode_init + .text.encode_read4 + 0x0000000008000d14 0x14 ./src/main.o + 0x0000000008000d14 encode_read4 + .text.mcp4728_set_reference + 0x0000000008000d28 0x48 ./src/main.o + 0x0000000008000d28 mcp4728_set_reference + .text.mcp4728_set_gain + 0x0000000008000d70 0x48 ./src/main.o + 0x0000000008000d70 mcp4728_set_gain + .text.mcp4728_set_pd + 0x0000000008000db8 0x54 ./src/main.o + 0x0000000008000db8 mcp4728_set_pd + .text.mcp4728_write_fast_dac + 0x0000000008000e0c 0x68 ./src/main.o + 0x0000000008000e0c mcp4728_write_fast_dac + .text.mcp3426_config + 0x0000000008000e74 0x40 ./src/main.o + 0x0000000008000e74 mcp3426_config + .text.mcp3426_read + 0x0000000008000eb4 0x94 ./src/main.o + 0x0000000008000eb4 mcp3426_read + .text.mcp3421_config + 0x0000000008000f48 0x40 ./src/main.o + 0x0000000008000f48 mcp3421_config + .text.mcp3421_read + 0x0000000008000f88 0x7c ./src/main.o + 0x0000000008000f88 mcp3421_read + .text.mcp9808_read + 0x0000000008001004 0x80 ./src/main.o + 0x0000000008001004 mcp9808_read + .text.mcp9808_setalert + 0x0000000008001084 0x144 ./src/main.o + 0x0000000008001084 mcp9808_setalert + .text.show_amperes + 0x00000000080011c8 0xc0 ./src/main.o + 0x00000000080011c8 show_amperes + .text.show_voltage + 0x0000000008001288 0x70 ./src/main.o + 0x0000000008001288 show_voltage + .text.show_status + 0x00000000080012f8 0x6c ./src/main.o + 0x00000000080012f8 show_status + .text.show_watt + 0x0000000008001364 0x6c ./src/main.o + 0x0000000008001364 show_watt + .text.show_resistance + 0x00000000080013d0 0x8c ./src/main.o + 0x00000000080013d0 show_resistance + .text.show_cutoffvoltage + 0x000000000800145c 0x8c ./src/main.o + 0x000000000800145c show_cutoffvoltage + .text.show_readbackcurrent + 0x00000000080014e8 0x8c ./src/main.o + 0x00000000080014e8 show_readbackcurrent + .text.show_temperature + 0x0000000008001574 0xbc ./src/main.o + 0x0000000008001574 show_temperature + .text.show_dacvals + 0x0000000008001630 0x74 ./src/main.o + 0x0000000008001630 show_dacvals + .text.fet_pulldown + 0x00000000080016a4 0x28 ./src/main.o + 0x00000000080016a4 fet_pulldown + .text.RCC_Configuration + 0x00000000080016cc 0x108 ./src/main.o + 0x00000000080016cc RCC_Configuration + .text.startup.main + 0x00000000080017d4 0xef8 ./src/main.o + 0x00000000080017d4 main + .text.EXTI2_3_IRQHandler + 0x00000000080026cc 0x2c ./src/main.o + 0x00000000080026cc EXTI2_3_IRQHandler + .text.TIM16_IRQHandler + 0x00000000080026f8 0x104 ./src/main.o + 0x00000000080026f8 TIM16_IRQHandler + .text.TIM15_IRQHandler + 0x00000000080027fc 0x24 ./src/main.o + 0x00000000080027fc TIM15_IRQHandler + .text.TIM14_IRQHandler + 0x0000000008002820 0x38 ./src/main.o + 0x0000000008002820 TIM14_IRQHandler + .text.RTC_IRQHandler + 0x0000000008002858 0x5c ./src/main.o + 0x0000000008002858 RTC_IRQHandler + .text.mcp24aa32_write_word + 0x00000000080028b4 0x58 ./src/mcp24aaxx.o + 0x00000000080028b4 mcp24aa32_write_word + .text.mcp24aa32_read_word + 0x000000000800290c 0x88 ./src/mcp24aaxx.o + 0x000000000800290c mcp24aa32_read_word + .text 0x0000000008002994 0x14 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_uqi.o) + 0x0000000008002994 __gnu_thumb1_case_uqi + .text 0x00000000080029a8 0x14 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_shi.o) + 0x00000000080029a8 __gnu_thumb1_case_shi + .text 0x00000000080029bc 0x114 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_udivsi3.o) + 0x00000000080029bc __udivsi3 + 0x00000000080029bc __aeabi_uidiv + 0x0000000008002ac8 __aeabi_uidivmod + .text 0x0000000008002ad0 0x1d4 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_divsi3.o) + 0x0000000008002ad0 __aeabi_idiv + 0x0000000008002ad0 __divsi3 + 0x0000000008002c9c __aeabi_idivmod + .text 0x0000000008002ca4 0x4 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_dvmd_tls.o) + 0x0000000008002ca4 __aeabi_ldiv0 + 0x0000000008002ca4 __aeabi_idiv0 + .text 0x0000000008002ca8 0x74 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_arm_cmpsf2.o) + 0x0000000008002ca8 __aeabi_cfrcmple + 0x0000000008002cb0 __aeabi_cfcmple + 0x0000000008002cb0 __aeabi_cfcmpeq + 0x0000000008002cc0 __aeabi_fcmpeq + 0x0000000008002ccc __aeabi_fcmplt + 0x0000000008002ce0 __aeabi_fcmple + 0x0000000008002cf4 __aeabi_fcmpgt + 0x0000000008002d08 __aeabi_fcmpge + .text 0x0000000008002d1c 0x30 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) + 0x0000000008002d1c __aeabi_f2uiz + 0x0000000008002d1c __fixunssfsi + .text 0x0000000008002d4c 0x334 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) + 0x0000000008002d4c __aeabi_fadd + .text 0x0000000008003080 0x224 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + 0x0000000008003080 __aeabi_fdiv + .text 0x00000000080032a4 0x50 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(eqsf2.o) + 0x00000000080032a4 __nesf2 + 0x00000000080032a4 __eqsf2 + .text 0x00000000080032f4 0x9c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(gesf2.o) + 0x00000000080032f4 __gtsf2 + 0x00000000080032f4 __gesf2 + .text 0x0000000008003390 0xa0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(lesf2.o) + 0x0000000008003390 __lesf2 + 0x0000000008003390 __ltsf2 + .text 0x0000000008003430 0x264 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + 0x0000000008003430 __aeabi_fmul + .text 0x0000000008003694 0x388 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(subsf3.o) + 0x0000000008003694 __aeabi_fsub + .text 0x0000000008003a1c 0x40 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(fixsfsi.o) + 0x0000000008003a1c __aeabi_f2iz + .text 0x0000000008003a5c 0x94 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatsisf.o) + 0x0000000008003a5c __aeabi_i2f + .text 0x0000000008003af0 0x80 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatunsisf.o) + 0x0000000008003af0 __aeabi_ui2f + .text 0x0000000008003b70 0x3c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_clzsi2.o) + 0x0000000008003b70 __clzsi2 + .text 0x0000000008003bac 0x9c /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-memset.o) + 0x0000000008003bac memset + *(.rodata .rodata.* .constdata .constdata.*) + .rodata.chr_f16_20 + 0x0000000008003c48 0x10 ./src/font16.o + 0x0000000008003c48 chr_f16_20 + .rodata.chr_f16_21 + 0x0000000008003c58 0x10 ./src/font16.o + 0x0000000008003c58 chr_f16_21 + .rodata.chr_f16_22 + 0x0000000008003c68 0x10 ./src/font16.o + 0x0000000008003c68 chr_f16_22 + .rodata.chr_f16_23 + 0x0000000008003c78 0x10 ./src/font16.o + 0x0000000008003c78 chr_f16_23 + .rodata.chr_f16_24 + 0x0000000008003c88 0x10 ./src/font16.o + 0x0000000008003c88 chr_f16_24 + .rodata.chr_f16_25 + 0x0000000008003c98 0x10 ./src/font16.o + 0x0000000008003c98 chr_f16_25 + .rodata.chr_f16_26 + 0x0000000008003ca8 0x10 ./src/font16.o + 0x0000000008003ca8 chr_f16_26 + .rodata.chr_f16_27 + 0x0000000008003cb8 0x10 ./src/font16.o + 0x0000000008003cb8 chr_f16_27 + .rodata.chr_f16_28 + 0x0000000008003cc8 0x10 ./src/font16.o + 0x0000000008003cc8 chr_f16_28 + .rodata.chr_f16_29 + 0x0000000008003cd8 0x10 ./src/font16.o + 0x0000000008003cd8 chr_f16_29 + .rodata.chr_f16_2A + 0x0000000008003ce8 0x10 ./src/font16.o + 0x0000000008003ce8 chr_f16_2A + .rodata.chr_f16_2B + 0x0000000008003cf8 0x10 ./src/font16.o + 0x0000000008003cf8 chr_f16_2B + .rodata.chr_f16_2C + 0x0000000008003d08 0x10 ./src/font16.o + 0x0000000008003d08 chr_f16_2C + .rodata.chr_f16_2D + 0x0000000008003d18 0x10 ./src/font16.o + 0x0000000008003d18 chr_f16_2D + .rodata.chr_f16_2E + 0x0000000008003d28 0x10 ./src/font16.o + 0x0000000008003d28 chr_f16_2E + .rodata.chr_f16_2F + 0x0000000008003d38 0x10 ./src/font16.o + 0x0000000008003d38 chr_f16_2F + .rodata.chr_f16_30 + 0x0000000008003d48 0x10 ./src/font16.o + 0x0000000008003d48 chr_f16_30 + .rodata.chr_f16_31 + 0x0000000008003d58 0x10 ./src/font16.o + 0x0000000008003d58 chr_f16_31 + .rodata.chr_f16_32 + 0x0000000008003d68 0x10 ./src/font16.o + 0x0000000008003d68 chr_f16_32 + .rodata.chr_f16_33 + 0x0000000008003d78 0x10 ./src/font16.o + 0x0000000008003d78 chr_f16_33 + .rodata.chr_f16_34 + 0x0000000008003d88 0x10 ./src/font16.o + 0x0000000008003d88 chr_f16_34 + .rodata.chr_f16_35 + 0x0000000008003d98 0x10 ./src/font16.o + 0x0000000008003d98 chr_f16_35 + .rodata.chr_f16_36 + 0x0000000008003da8 0x10 ./src/font16.o + 0x0000000008003da8 chr_f16_36 + .rodata.chr_f16_37 + 0x0000000008003db8 0x10 ./src/font16.o + 0x0000000008003db8 chr_f16_37 + .rodata.chr_f16_38 + 0x0000000008003dc8 0x10 ./src/font16.o + 0x0000000008003dc8 chr_f16_38 + .rodata.chr_f16_39 + 0x0000000008003dd8 0x10 ./src/font16.o + 0x0000000008003dd8 chr_f16_39 + .rodata.chr_f16_3A + 0x0000000008003de8 0x10 ./src/font16.o + 0x0000000008003de8 chr_f16_3A + .rodata.chr_f16_3B + 0x0000000008003df8 0x10 ./src/font16.o + 0x0000000008003df8 chr_f16_3B + .rodata.chr_f16_3C + 0x0000000008003e08 0x10 ./src/font16.o + 0x0000000008003e08 chr_f16_3C + .rodata.chr_f16_3D + 0x0000000008003e18 0x10 ./src/font16.o + 0x0000000008003e18 chr_f16_3D + .rodata.chr_f16_3E + 0x0000000008003e28 0x10 ./src/font16.o + 0x0000000008003e28 chr_f16_3E + .rodata.chr_f16_3F + 0x0000000008003e38 0x10 ./src/font16.o + 0x0000000008003e38 chr_f16_3F + .rodata.chr_f16_40 + 0x0000000008003e48 0x10 ./src/font16.o + 0x0000000008003e48 chr_f16_40 + .rodata.chr_f16_41 + 0x0000000008003e58 0x10 ./src/font16.o + 0x0000000008003e58 chr_f16_41 + .rodata.chr_f16_42 + 0x0000000008003e68 0x10 ./src/font16.o + 0x0000000008003e68 chr_f16_42 + .rodata.chr_f16_43 + 0x0000000008003e78 0x10 ./src/font16.o + 0x0000000008003e78 chr_f16_43 + .rodata.chr_f16_44 + 0x0000000008003e88 0x10 ./src/font16.o + 0x0000000008003e88 chr_f16_44 + .rodata.chr_f16_45 + 0x0000000008003e98 0x10 ./src/font16.o + 0x0000000008003e98 chr_f16_45 + .rodata.chr_f16_46 + 0x0000000008003ea8 0x10 ./src/font16.o + 0x0000000008003ea8 chr_f16_46 + .rodata.chr_f16_47 + 0x0000000008003eb8 0x10 ./src/font16.o + 0x0000000008003eb8 chr_f16_47 + .rodata.chr_f16_48 + 0x0000000008003ec8 0x10 ./src/font16.o + 0x0000000008003ec8 chr_f16_48 + .rodata.chr_f16_49 + 0x0000000008003ed8 0x10 ./src/font16.o + 0x0000000008003ed8 chr_f16_49 + .rodata.chr_f16_4A + 0x0000000008003ee8 0x10 ./src/font16.o + 0x0000000008003ee8 chr_f16_4A + .rodata.chr_f16_4B + 0x0000000008003ef8 0x10 ./src/font16.o + 0x0000000008003ef8 chr_f16_4B + .rodata.chr_f16_4C + 0x0000000008003f08 0x10 ./src/font16.o + 0x0000000008003f08 chr_f16_4C + .rodata.chr_f16_4D + 0x0000000008003f18 0x20 ./src/font16.o + 0x0000000008003f18 chr_f16_4D + .rodata.chr_f16_4E + 0x0000000008003f38 0x10 ./src/font16.o + 0x0000000008003f38 chr_f16_4E + .rodata.chr_f16_4F + 0x0000000008003f48 0x10 ./src/font16.o + 0x0000000008003f48 chr_f16_4F + .rodata.chr_f16_50 + 0x0000000008003f58 0x10 ./src/font16.o + 0x0000000008003f58 chr_f16_50 + .rodata.chr_f16_51 + 0x0000000008003f68 0x10 ./src/font16.o + 0x0000000008003f68 chr_f16_51 + .rodata.chr_f16_52 + 0x0000000008003f78 0x10 ./src/font16.o + 0x0000000008003f78 chr_f16_52 + .rodata.chr_f16_53 + 0x0000000008003f88 0x10 ./src/font16.o + 0x0000000008003f88 chr_f16_53 + .rodata.chr_f16_54 + 0x0000000008003f98 0x10 ./src/font16.o + 0x0000000008003f98 chr_f16_54 + .rodata.chr_f16_55 + 0x0000000008003fa8 0x10 ./src/font16.o + 0x0000000008003fa8 chr_f16_55 + .rodata.chr_f16_56 + 0x0000000008003fb8 0x10 ./src/font16.o + 0x0000000008003fb8 chr_f16_56 + .rodata.chr_f16_57 + 0x0000000008003fc8 0x20 ./src/font16.o + 0x0000000008003fc8 chr_f16_57 + .rodata.chr_f16_58 + 0x0000000008003fe8 0x10 ./src/font16.o + 0x0000000008003fe8 chr_f16_58 + .rodata.chr_f16_59 + 0x0000000008003ff8 0x10 ./src/font16.o + 0x0000000008003ff8 chr_f16_59 + .rodata.chr_f16_5A + 0x0000000008004008 0x10 ./src/font16.o + 0x0000000008004008 chr_f16_5A + .rodata.chr_f16_5B + 0x0000000008004018 0x10 ./src/font16.o + 0x0000000008004018 chr_f16_5B + .rodata.chr_f16_5C + 0x0000000008004028 0x10 ./src/font16.o + 0x0000000008004028 chr_f16_5C + .rodata.chr_f16_5D + 0x0000000008004038 0x10 ./src/font16.o + 0x0000000008004038 chr_f16_5D + .rodata.chr_f16_5E + 0x0000000008004048 0x20 ./src/font16.o + 0x0000000008004048 chr_f16_5E + .rodata.chr_f16_5F + 0x0000000008004068 0x20 ./src/font16.o + 0x0000000008004068 chr_f16_5F + .rodata.chr_f16_60 + 0x0000000008004088 0x10 ./src/font16.o + 0x0000000008004088 chr_f16_60 + .rodata.chr_f16_61 + 0x0000000008004098 0x10 ./src/font16.o + 0x0000000008004098 chr_f16_61 + .rodata.chr_f16_62 + 0x00000000080040a8 0x10 ./src/font16.o + 0x00000000080040a8 chr_f16_62 + .rodata.chr_f16_63 + 0x00000000080040b8 0x10 ./src/font16.o + 0x00000000080040b8 chr_f16_63 + .rodata.chr_f16_64 + 0x00000000080040c8 0x10 ./src/font16.o + 0x00000000080040c8 chr_f16_64 + .rodata.chr_f16_65 + 0x00000000080040d8 0x10 ./src/font16.o + 0x00000000080040d8 chr_f16_65 + .rodata.chr_f16_66 + 0x00000000080040e8 0x10 ./src/font16.o + 0x00000000080040e8 chr_f16_66 + .rodata.chr_f16_67 + 0x00000000080040f8 0x10 ./src/font16.o + 0x00000000080040f8 chr_f16_67 + .rodata.chr_f16_68 + 0x0000000008004108 0x10 ./src/font16.o + 0x0000000008004108 chr_f16_68 + .rodata.chr_f16_69 + 0x0000000008004118 0x10 ./src/font16.o + 0x0000000008004118 chr_f16_69 + .rodata.chr_f16_6A + 0x0000000008004128 0x10 ./src/font16.o + 0x0000000008004128 chr_f16_6A + .rodata.chr_f16_6B + 0x0000000008004138 0x10 ./src/font16.o + 0x0000000008004138 chr_f16_6B + .rodata.chr_f16_6C + 0x0000000008004148 0x10 ./src/font16.o + 0x0000000008004148 chr_f16_6C + .rodata.chr_f16_6D + 0x0000000008004158 0x10 ./src/font16.o + 0x0000000008004158 chr_f16_6D + .rodata.chr_f16_6E + 0x0000000008004168 0x10 ./src/font16.o + 0x0000000008004168 chr_f16_6E + .rodata.chr_f16_6F + 0x0000000008004178 0x10 ./src/font16.o + 0x0000000008004178 chr_f16_6F + .rodata.chr_f16_70 + 0x0000000008004188 0x10 ./src/font16.o + 0x0000000008004188 chr_f16_70 + .rodata.chr_f16_71 + 0x0000000008004198 0x10 ./src/font16.o + 0x0000000008004198 chr_f16_71 + .rodata.chr_f16_72 + 0x00000000080041a8 0x10 ./src/font16.o + 0x00000000080041a8 chr_f16_72 + .rodata.chr_f16_73 + 0x00000000080041b8 0x10 ./src/font16.o + 0x00000000080041b8 chr_f16_73 + .rodata.chr_f16_74 + 0x00000000080041c8 0x10 ./src/font16.o + 0x00000000080041c8 chr_f16_74 + .rodata.chr_f16_75 + 0x00000000080041d8 0x10 ./src/font16.o + 0x00000000080041d8 chr_f16_75 + .rodata.chr_f16_76 + 0x00000000080041e8 0x10 ./src/font16.o + 0x00000000080041e8 chr_f16_76 + .rodata.chr_f16_77 + 0x00000000080041f8 0x10 ./src/font16.o + 0x00000000080041f8 chr_f16_77 + .rodata.chr_f16_78 + 0x0000000008004208 0x10 ./src/font16.o + 0x0000000008004208 chr_f16_78 + .rodata.chr_f16_79 + 0x0000000008004218 0x10 ./src/font16.o + 0x0000000008004218 chr_f16_79 + .rodata.chr_f16_7A + 0x0000000008004228 0x10 ./src/font16.o + 0x0000000008004228 chr_f16_7A + .rodata.chr_f16_7B + 0x0000000008004238 0x10 ./src/font16.o + 0x0000000008004238 chr_f16_7B + .rodata.chr_f16_7C + 0x0000000008004248 0x10 ./src/font16.o + 0x0000000008004248 chr_f16_7C + .rodata.chr_f16_7D + 0x0000000008004258 0x10 ./src/font16.o + 0x0000000008004258 chr_f16_7D + .rodata.chr_f16_7E + 0x0000000008004268 0x10 ./src/font16.o + 0x0000000008004268 chr_f16_7E + .rodata.chr_f16_7F + 0x0000000008004278 0x10 ./src/font16.o + 0x0000000008004278 chr_f16_7F + .rodata.chr_f16_80 + 0x0000000008004288 0x10 ./src/font16.o + 0x0000000008004288 chr_f16_80 + .rodata.chr_f16_81 + 0x0000000008004298 0x10 ./src/font16.o + 0x0000000008004298 chr_f16_81 + .rodata.chrtbl_f16 + 0x00000000080042a8 0x188 ./src/font16.o + 0x00000000080042a8 chrtbl_f16 + .rodata.widtbl_f16 + 0x0000000008004430 0x62 ./src/font16.o + 0x0000000008004430 widtbl_f16 + .rodata.chr_f32_20 + 0x0000000008004492 0x1a ./src/font32.o + 0x0000000008004492 chr_f32_20 + .rodata.chr_f32_21 + 0x00000000080044ac 0x34 ./src/font32.o + 0x00000000080044ac chr_f32_21 + .rodata.chr_f32_22 + 0x00000000080044e0 0x34 ./src/font32.o + 0x00000000080044e0 chr_f32_22 + .rodata.chr_f32_23 + 0x0000000008004514 0x4e ./src/font32.o + 0x0000000008004514 chr_f32_23 + .rodata.chr_f32_24 + 0x0000000008004562 0x4e ./src/font32.o + 0x0000000008004562 chr_f32_24 + .rodata.chr_f32_25 + 0x00000000080045b0 0x4e ./src/font32.o + 0x00000000080045b0 chr_f32_25 + .rodata.chr_f32_26 + 0x00000000080045fe 0x4e ./src/font32.o + 0x00000000080045fe chr_f32_26 + .rodata.chr_f32_27 + 0x000000000800464c 0x34 ./src/font32.o + 0x000000000800464c chr_f32_27 + .rodata.chr_f32_28 + 0x0000000008004680 0x34 ./src/font32.o + 0x0000000008004680 chr_f32_28 + .rodata.chr_f32_29 + 0x00000000080046b4 0x34 ./src/font32.o + 0x00000000080046b4 chr_f32_29 + .rodata.chr_f32_2A + 0x00000000080046e8 0x34 ./src/font32.o + 0x00000000080046e8 chr_f32_2A + .rodata.chr_f32_2B + 0x000000000800471c 0x34 ./src/font32.o + 0x000000000800471c chr_f32_2B + .rodata.chr_f32_2C + 0x0000000008004750 0x34 ./src/font32.o + 0x0000000008004750 chr_f32_2C + .rodata.chr_f32_2D + 0x0000000008004784 0x34 ./src/font32.o + 0x0000000008004784 chr_f32_2D + .rodata.chr_f32_2E + 0x00000000080047b8 0x34 ./src/font32.o + 0x00000000080047b8 chr_f32_2E + .rodata.chr_f32_2F + 0x00000000080047ec 0x34 ./src/font32.o + 0x00000000080047ec chr_f32_2F + .rodata.chr_f32_30 + 0x0000000008004820 0x4e ./src/font32.o + 0x0000000008004820 chr_f32_30 + .rodata.chr_f32_31 + 0x000000000800486e 0x4e ./src/font32.o + 0x000000000800486e chr_f32_31 + .rodata.chr_f32_32 + 0x00000000080048bc 0x4e ./src/font32.o + 0x00000000080048bc chr_f32_32 + .rodata.chr_f32_33 + 0x000000000800490a 0x4e ./src/font32.o + 0x000000000800490a chr_f32_33 + .rodata.chr_f32_34 + 0x0000000008004958 0x4e ./src/font32.o + 0x0000000008004958 chr_f32_34 + .rodata.chr_f32_35 + 0x00000000080049a6 0x4e ./src/font32.o + 0x00000000080049a6 chr_f32_35 + .rodata.chr_f32_36 + 0x00000000080049f4 0x4e ./src/font32.o + 0x00000000080049f4 chr_f32_36 + .rodata.chr_f32_37 + 0x0000000008004a42 0x4e ./src/font32.o + 0x0000000008004a42 chr_f32_37 + .rodata.chr_f32_38 + 0x0000000008004a90 0x4e ./src/font32.o + 0x0000000008004a90 chr_f32_38 + .rodata.chr_f32_39 + 0x0000000008004ade 0x4e ./src/font32.o + 0x0000000008004ade chr_f32_39 + .rodata.chr_f32_3A + 0x0000000008004b2c 0x34 ./src/font32.o + 0x0000000008004b2c chr_f32_3A + .rodata.chr_f32_3B + 0x0000000008004b60 0x34 ./src/font32.o + 0x0000000008004b60 chr_f32_3B + .rodata.chr_f32_3C + 0x0000000008004b94 0x4e ./src/font32.o + 0x0000000008004b94 chr_f32_3C + .rodata.chr_f32_3D + 0x0000000008004be2 0x34 ./src/font32.o + 0x0000000008004be2 chr_f32_3D + .rodata.chr_f32_3E + 0x0000000008004c16 0x4e ./src/font32.o + 0x0000000008004c16 chr_f32_3E + .rodata.chr_f32_3F + 0x0000000008004c64 0x34 ./src/font32.o + 0x0000000008004c64 chr_f32_3F + .rodata.chr_f32_40 + 0x0000000008004c98 0x68 ./src/font32.o + 0x0000000008004c98 chr_f32_40 + .rodata.chr_f32_41 + 0x0000000008004d00 0x4e ./src/font32.o + 0x0000000008004d00 chr_f32_41 + .rodata.chr_f32_42 + 0x0000000008004d4e 0x4e ./src/font32.o + 0x0000000008004d4e chr_f32_42 + .rodata.chr_f32_43 + 0x0000000008004d9c 0x4e ./src/font32.o + 0x0000000008004d9c chr_f32_43 + .rodata.chr_f32_44 + 0x0000000008004dea 0x4e ./src/font32.o + 0x0000000008004dea chr_f32_44 + .rodata.chr_f32_45 + 0x0000000008004e38 0x4e ./src/font32.o + 0x0000000008004e38 chr_f32_45 + .rodata.chr_f32_46 + 0x0000000008004e86 0x4e ./src/font32.o + 0x0000000008004e86 chr_f32_46 + .rodata.chr_f32_47 + 0x0000000008004ed4 0x4e ./src/font32.o + 0x0000000008004ed4 chr_f32_47 + .rodata.chr_f32_48 + 0x0000000008004f22 0x4e ./src/font32.o + 0x0000000008004f22 chr_f32_48 + .rodata.chr_f32_49 + 0x0000000008004f70 0x34 ./src/font32.o + 0x0000000008004f70 chr_f32_49 + .rodata.chr_f32_4A + 0x0000000008004fa4 0x34 ./src/font32.o + 0x0000000008004fa4 chr_f32_4A + .rodata.chr_f32_4B + 0x0000000008004fd8 0x4e ./src/font32.o + 0x0000000008004fd8 chr_f32_4B + .rodata.chr_f32_4C + 0x0000000008005026 0x34 ./src/font32.o + 0x0000000008005026 chr_f32_4C + .rodata.chr_f32_4D + 0x000000000800505a 0x4e ./src/font32.o + 0x000000000800505a chr_f32_4D + .rodata.chr_f32_4E + 0x00000000080050a8 0x4e ./src/font32.o + 0x00000000080050a8 chr_f32_4E + .rodata.chr_f32_4F + 0x00000000080050f6 0x4e ./src/font32.o + 0x00000000080050f6 chr_f32_4F + .rodata.chr_f32_50 + 0x0000000008005144 0x4e ./src/font32.o + 0x0000000008005144 chr_f32_50 + .rodata.chr_f32_51 + 0x0000000008005192 0x4e ./src/font32.o + 0x0000000008005192 chr_f32_51 + .rodata.chr_f32_52 + 0x00000000080051e0 0x4e ./src/font32.o + 0x00000000080051e0 chr_f32_52 + .rodata.chr_f32_53 + 0x000000000800522e 0x4e ./src/font32.o + 0x000000000800522e chr_f32_53 + .rodata.chr_f32_54 + 0x000000000800527c 0x4e ./src/font32.o + 0x000000000800527c chr_f32_54 + .rodata.chr_f32_55 + 0x00000000080052ca 0x4e ./src/font32.o + 0x00000000080052ca chr_f32_55 + .rodata.chr_f32_56 + 0x0000000008005318 0x4e ./src/font32.o + 0x0000000008005318 chr_f32_56 + .rodata.chr_f32_57 + 0x0000000008005366 0x68 ./src/font32.o + 0x0000000008005366 chr_f32_57 + .rodata.chr_f32_58 + 0x00000000080053ce 0x4e ./src/font32.o + 0x00000000080053ce chr_f32_58 + .rodata.chr_f32_59 + 0x000000000800541c 0x4e ./src/font32.o + 0x000000000800541c chr_f32_59 + .rodata.chr_f32_5A + 0x000000000800546a 0x4e ./src/font32.o + 0x000000000800546a chr_f32_5A + .rodata.chr_f32_5B + 0x00000000080054b8 0x34 ./src/font32.o + 0x00000000080054b8 chr_f32_5B + .rodata.chr_f32_5C + 0x00000000080054ec 0x34 ./src/font32.o + 0x00000000080054ec chr_f32_5C + .rodata.chr_f32_5D + 0x0000000008005520 0x34 ./src/font32.o + 0x0000000008005520 chr_f32_5D + .rodata.chr_f32_5E + 0x0000000008005554 0x34 ./src/font32.o + 0x0000000008005554 chr_f32_5E + .rodata.chr_f32_5F + 0x0000000008005588 0x34 ./src/font32.o + 0x0000000008005588 chr_f32_5F + .rodata.chr_f32_60 + 0x00000000080055bc 0x34 ./src/font32.o + 0x00000000080055bc chr_f32_60 + .rodata.chr_f32_61 + 0x00000000080055f0 0x4e ./src/font32.o + 0x00000000080055f0 chr_f32_61 + .rodata.chr_f32_62 + 0x000000000800563e 0x4e ./src/font32.o + 0x000000000800563e chr_f32_62 + .rodata.chr_f32_63 + 0x000000000800568c 0x34 ./src/font32.o + 0x000000000800568c chr_f32_63 + .rodata.chr_f32_64 + 0x00000000080056c0 0x4e ./src/font32.o + 0x00000000080056c0 chr_f32_64 + .rodata.chr_f32_65 + 0x000000000800570e 0x4e ./src/font32.o + 0x000000000800570e chr_f32_65 + .rodata.chr_f32_66 + 0x000000000800575c 0x34 ./src/font32.o + 0x000000000800575c chr_f32_66 + .rodata.chr_f32_67 + 0x0000000008005790 0x4e ./src/font32.o + 0x0000000008005790 chr_f32_67 + .rodata.chr_f32_68 + 0x00000000080057de 0x4e ./src/font32.o + 0x00000000080057de chr_f32_68 + .rodata.chr_f32_69 + 0x000000000800582c 0x34 ./src/font32.o + 0x000000000800582c chr_f32_69 + .rodata.chr_f32_6A + 0x0000000008005860 0x34 ./src/font32.o + 0x0000000008005860 chr_f32_6A + .rodata.chr_f32_6B + 0x0000000008005894 0x34 ./src/font32.o + 0x0000000008005894 chr_f32_6B + .rodata.chr_f32_6C + 0x00000000080058c8 0x34 ./src/font32.o + 0x00000000080058c8 chr_f32_6C + .rodata.chr_f32_6D + 0x00000000080058fc 0x68 ./src/font32.o + 0x00000000080058fc chr_f32_6D + .rodata.chr_f32_6E + 0x0000000008005964 0x4e ./src/font32.o + 0x0000000008005964 chr_f32_6E + .rodata.chr_f32_6F + 0x00000000080059b2 0x4e ./src/font32.o + 0x00000000080059b2 chr_f32_6F + .rodata.chr_f32_70 + 0x0000000008005a00 0x4e ./src/font32.o + 0x0000000008005a00 chr_f32_70 + .rodata.chr_f32_71 + 0x0000000008005a4e 0x4e ./src/font32.o + 0x0000000008005a4e chr_f32_71 + .rodata.chr_f32_72 + 0x0000000008005a9c 0x34 ./src/font32.o + 0x0000000008005a9c chr_f32_72 + .rodata.chr_f32_73 + 0x0000000008005ad0 0x34 ./src/font32.o + 0x0000000008005ad0 chr_f32_73 + .rodata.chr_f32_74 + 0x0000000008005b04 0x34 ./src/font32.o + 0x0000000008005b04 chr_f32_74 + .rodata.chr_f32_75 + 0x0000000008005b38 0x4e ./src/font32.o + 0x0000000008005b38 chr_f32_75 + .rodata.chr_f32_76 + 0x0000000008005b86 0x34 ./src/font32.o + 0x0000000008005b86 chr_f32_76 + .rodata.chr_f32_77 + 0x0000000008005bba 0x4e ./src/font32.o + 0x0000000008005bba chr_f32_77 + .rodata.chr_f32_78 + 0x0000000008005c08 0x34 ./src/font32.o + 0x0000000008005c08 chr_f32_78 + .rodata.chr_f32_79 + 0x0000000008005c3c 0x34 ./src/font32.o + 0x0000000008005c3c chr_f32_79 + .rodata.chr_f32_7A + 0x0000000008005c70 0x34 ./src/font32.o + 0x0000000008005c70 chr_f32_7A + .rodata.chr_f32_7B + 0x0000000008005ca4 0x34 ./src/font32.o + 0x0000000008005ca4 chr_f32_7B + .rodata.chr_f32_7C + 0x0000000008005cd8 0x34 ./src/font32.o + 0x0000000008005cd8 chr_f32_7C + .rodata.chr_f32_7D + 0x0000000008005d0c 0x34 ./src/font32.o + 0x0000000008005d0c chr_f32_7D + .rodata.chr_f32_7E + 0x0000000008005d40 0x4e ./src/font32.o + 0x0000000008005d40 chr_f32_7E + .rodata.chr_f32_7F + 0x0000000008005d8e 0x1a ./src/font32.o + 0x0000000008005d8e chr_f32_7F + .rodata.chr_f32_80 + 0x0000000008005da8 0x4e ./src/font32.o + 0x0000000008005da8 chr_f32_80 + .rodata.chr_f32_81 + 0x0000000008005df6 0x4e ./src/font32.o + 0x0000000008005df6 chr_f32_81 + .rodata.chrtbl_f32 + 0x0000000008005e44 0x188 ./src/font32.o + 0x0000000008005e44 chrtbl_f32 + .rodata.widtbl_f32 + 0x0000000008005fcc 0x62 ./src/font32.o + 0x0000000008005fcc widtbl_f32 + .rodata.chr_f64_20 + 0x000000000800602e 0x60 ./src/font64.o + 0x000000000800602e chr_f64_20 + .rodata.chr_f64_2D + 0x000000000800608e 0x90 ./src/font64.o + 0x000000000800608e chr_f64_2D + .rodata.chr_f64_2E + 0x000000000800611e 0x90 ./src/font64.o + 0x000000000800611e chr_f64_2E + .rodata.chr_f64_30 + 0x00000000080061ae 0xc0 ./src/font64.o + 0x00000000080061ae chr_f64_30 + .rodata.chr_f64_31 + 0x000000000800626e 0xc0 ./src/font64.o + 0x000000000800626e chr_f64_31 + .rodata.chr_f64_32 + 0x000000000800632e 0xc0 ./src/font64.o + 0x000000000800632e chr_f64_32 + .rodata.chr_f64_33 + 0x00000000080063ee 0xc0 ./src/font64.o + 0x00000000080063ee chr_f64_33 + .rodata.chr_f64_34 + 0x00000000080064ae 0xc0 ./src/font64.o + 0x00000000080064ae chr_f64_34 + .rodata.chr_f64_35 + 0x000000000800656e 0xc0 ./src/font64.o + 0x000000000800656e chr_f64_35 + .rodata.chr_f64_36 + 0x000000000800662e 0xc0 ./src/font64.o + 0x000000000800662e chr_f64_36 + .rodata.chr_f64_37 + 0x00000000080066ee 0xc0 ./src/font64.o + 0x00000000080066ee chr_f64_37 + .rodata.chr_f64_38 + 0x00000000080067ae 0xc0 ./src/font64.o + 0x00000000080067ae chr_f64_38 + .rodata.chr_f64_39 + 0x000000000800686e 0xc0 ./src/font64.o + 0x000000000800686e chr_f64_39 + .rodata.chr_f64_3A + 0x000000000800692e 0x90 ./src/font64.o + 0x000000000800692e chr_f64_3A + .rodata.chr_f64_61 + 0x00000000080069be 0xc0 ./src/font64.o + 0x00000000080069be chr_f64_61 + .rodata.chr_f64_6D + 0x0000000008006a7e 0x120 ./src/font64.o + 0x0000000008006a7e chr_f64_6D + .rodata.chr_f64_70 + 0x0000000008006b9e 0xc0 ./src/font64.o + 0x0000000008006b9e chr_f64_70 + *fill* 0x0000000008006c5e 0x2 + .rodata.chrtbl_f64 + 0x0000000008006c60 0x180 ./src/font64.o + 0x0000000008006c60 chrtbl_f64 + .rodata.widtbl_f64 + 0x0000000008006de0 0x60 ./src/font64.o + 0x0000000008006de0 widtbl_f64 + .rodata.widtbl_f72 + 0x0000000008006e40 0x60 ./src/font72.o + 0x0000000008006e40 widtbl_f72 + .rodata.widtbl_f7s + 0x0000000008006ea0 0x60 ./src/font7s.o + 0x0000000008006ea0 widtbl_f7s + .rodata.chr_fc_20 + 0x0000000008006f00 0x11 ./src/font_courier.o + 0x0000000008006f00 chr_fc_20 + .rodata.chr_fc_21 + 0x0000000008006f11 0x11 ./src/font_courier.o + 0x0000000008006f11 chr_fc_21 + .rodata.chr_fc_22 + 0x0000000008006f22 0x11 ./src/font_courier.o + 0x0000000008006f22 chr_fc_22 + .rodata.chr_fc_23 + 0x0000000008006f33 0x11 ./src/font_courier.o + 0x0000000008006f33 chr_fc_23 + .rodata.chr_fc_24 + 0x0000000008006f44 0x11 ./src/font_courier.o + 0x0000000008006f44 chr_fc_24 + .rodata.chr_fc_25 + 0x0000000008006f55 0x11 ./src/font_courier.o + 0x0000000008006f55 chr_fc_25 + .rodata.chr_fc_26 + 0x0000000008006f66 0x11 ./src/font_courier.o + 0x0000000008006f66 chr_fc_26 + .rodata.chr_fc_27 + 0x0000000008006f77 0x11 ./src/font_courier.o + 0x0000000008006f77 chr_fc_27 + .rodata.chr_fc_28 + 0x0000000008006f88 0x11 ./src/font_courier.o + 0x0000000008006f88 chr_fc_28 + .rodata.chr_fc_29 + 0x0000000008006f99 0x11 ./src/font_courier.o + 0x0000000008006f99 chr_fc_29 + .rodata.chr_fc_2A + 0x0000000008006faa 0x11 ./src/font_courier.o + 0x0000000008006faa chr_fc_2A + .rodata.chr_fc_2B + 0x0000000008006fbb 0x11 ./src/font_courier.o + 0x0000000008006fbb chr_fc_2B + .rodata.chr_fc_2C + 0x0000000008006fcc 0x11 ./src/font_courier.o + 0x0000000008006fcc chr_fc_2C + .rodata.chr_fc_2D + 0x0000000008006fdd 0x11 ./src/font_courier.o + 0x0000000008006fdd chr_fc_2D + .rodata.chr_fc_2E + 0x0000000008006fee 0x11 ./src/font_courier.o + 0x0000000008006fee chr_fc_2E + .rodata.chr_fc_2F + 0x0000000008006fff 0x11 ./src/font_courier.o + 0x0000000008006fff chr_fc_2F + .rodata.chr_fc_30 + 0x0000000008007010 0x11 ./src/font_courier.o + 0x0000000008007010 chr_fc_30 + .rodata.chr_fc_31 + 0x0000000008007021 0x11 ./src/font_courier.o + 0x0000000008007021 chr_fc_31 + .rodata.chr_fc_32 + 0x0000000008007032 0x11 ./src/font_courier.o + 0x0000000008007032 chr_fc_32 + .rodata.chr_fc_33 + 0x0000000008007043 0x11 ./src/font_courier.o + 0x0000000008007043 chr_fc_33 + .rodata.chr_fc_34 + 0x0000000008007054 0x11 ./src/font_courier.o + 0x0000000008007054 chr_fc_34 + .rodata.chr_fc_35 + 0x0000000008007065 0x11 ./src/font_courier.o + 0x0000000008007065 chr_fc_35 + .rodata.chr_fc_36 + 0x0000000008007076 0x11 ./src/font_courier.o + 0x0000000008007076 chr_fc_36 + .rodata.chr_fc_37 + 0x0000000008007087 0x11 ./src/font_courier.o + 0x0000000008007087 chr_fc_37 + .rodata.chr_fc_38 + 0x0000000008007098 0x11 ./src/font_courier.o + 0x0000000008007098 chr_fc_38 + .rodata.chr_fc_39 + 0x00000000080070a9 0x11 ./src/font_courier.o + 0x00000000080070a9 chr_fc_39 + .rodata.chr_fc_3A + 0x00000000080070ba 0x11 ./src/font_courier.o + 0x00000000080070ba chr_fc_3A + .rodata.chr_fc_3B + 0x00000000080070cb 0x11 ./src/font_courier.o + 0x00000000080070cb chr_fc_3B + .rodata.chr_fc_3C + 0x00000000080070dc 0x11 ./src/font_courier.o + 0x00000000080070dc chr_fc_3C + .rodata.chr_fc_3D + 0x00000000080070ed 0x11 ./src/font_courier.o + 0x00000000080070ed chr_fc_3D + .rodata.chr_fc_3E + 0x00000000080070fe 0x11 ./src/font_courier.o + 0x00000000080070fe chr_fc_3E + .rodata.chr_fc_3F + 0x000000000800710f 0x11 ./src/font_courier.o + 0x000000000800710f chr_fc_3F + .rodata.chr_fc_40 + 0x0000000008007120 0x11 ./src/font_courier.o + 0x0000000008007120 chr_fc_40 + .rodata.chr_fc_41 + 0x0000000008007131 0x11 ./src/font_courier.o + 0x0000000008007131 chr_fc_41 + .rodata.chr_fc_42 + 0x0000000008007142 0x11 ./src/font_courier.o + 0x0000000008007142 chr_fc_42 + .rodata.chr_fc_43 + 0x0000000008007153 0x11 ./src/font_courier.o + 0x0000000008007153 chr_fc_43 + .rodata.chr_fc_44 + 0x0000000008007164 0x11 ./src/font_courier.o + 0x0000000008007164 chr_fc_44 + .rodata.chr_fc_45 + 0x0000000008007175 0x11 ./src/font_courier.o + 0x0000000008007175 chr_fc_45 + .rodata.chr_fc_46 + 0x0000000008007186 0x11 ./src/font_courier.o + 0x0000000008007186 chr_fc_46 + .rodata.chr_fc_47 + 0x0000000008007197 0x11 ./src/font_courier.o + 0x0000000008007197 chr_fc_47 + .rodata.chr_fc_48 + 0x00000000080071a8 0x11 ./src/font_courier.o + 0x00000000080071a8 chr_fc_48 + .rodata.chr_fc_49 + 0x00000000080071b9 0x11 ./src/font_courier.o + 0x00000000080071b9 chr_fc_49 + .rodata.chr_fc_4A + 0x00000000080071ca 0x11 ./src/font_courier.o + 0x00000000080071ca chr_fc_4A + .rodata.chr_fc_4B + 0x00000000080071db 0x11 ./src/font_courier.o + 0x00000000080071db chr_fc_4B + .rodata.chr_fc_4C + 0x00000000080071ec 0x11 ./src/font_courier.o + 0x00000000080071ec chr_fc_4C + .rodata.chr_fc_4D + 0x00000000080071fd 0x11 ./src/font_courier.o + 0x00000000080071fd chr_fc_4D + .rodata.chr_fc_4E + 0x000000000800720e 0x11 ./src/font_courier.o + 0x000000000800720e chr_fc_4E + .rodata.chr_fc_4F + 0x000000000800721f 0x11 ./src/font_courier.o + 0x000000000800721f chr_fc_4F + .rodata.chr_fc_50 + 0x0000000008007230 0x11 ./src/font_courier.o + 0x0000000008007230 chr_fc_50 + .rodata.chr_fc_51 + 0x0000000008007241 0x11 ./src/font_courier.o + 0x0000000008007241 chr_fc_51 + .rodata.chr_fc_52 + 0x0000000008007252 0x11 ./src/font_courier.o + 0x0000000008007252 chr_fc_52 + .rodata.chr_fc_53 + 0x0000000008007263 0x11 ./src/font_courier.o + 0x0000000008007263 chr_fc_53 + .rodata.chr_fc_54 + 0x0000000008007274 0x11 ./src/font_courier.o + 0x0000000008007274 chr_fc_54 + .rodata.chr_fc_55 + 0x0000000008007285 0x11 ./src/font_courier.o + 0x0000000008007285 chr_fc_55 + .rodata.chr_fc_56 + 0x0000000008007296 0x11 ./src/font_courier.o + 0x0000000008007296 chr_fc_56 + .rodata.chr_fc_57 + 0x00000000080072a7 0x11 ./src/font_courier.o + 0x00000000080072a7 chr_fc_57 + .rodata.chr_fc_58 + 0x00000000080072b8 0x11 ./src/font_courier.o + 0x00000000080072b8 chr_fc_58 + .rodata.chr_fc_59 + 0x00000000080072c9 0x11 ./src/font_courier.o + 0x00000000080072c9 chr_fc_59 + .rodata.chr_fc_5A + 0x00000000080072da 0x11 ./src/font_courier.o + 0x00000000080072da chr_fc_5A + .rodata.chr_fc_5B + 0x00000000080072eb 0x11 ./src/font_courier.o + 0x00000000080072eb chr_fc_5B + .rodata.chr_fc_5C + 0x00000000080072fc 0x11 ./src/font_courier.o + 0x00000000080072fc chr_fc_5C + .rodata.chr_fc_5D + 0x000000000800730d 0x11 ./src/font_courier.o + 0x000000000800730d chr_fc_5D + .rodata.chr_fc_5E + 0x000000000800731e 0x11 ./src/font_courier.o + 0x000000000800731e chr_fc_5E + .rodata.chr_fc_5F + 0x000000000800732f 0x11 ./src/font_courier.o + 0x000000000800732f chr_fc_5F + .rodata.chr_fc_60 + 0x0000000008007340 0x11 ./src/font_courier.o + 0x0000000008007340 chr_fc_60 + .rodata.chr_fc_61 + 0x0000000008007351 0x11 ./src/font_courier.o + 0x0000000008007351 chr_fc_61 + .rodata.chr_fc_62 + 0x0000000008007362 0x11 ./src/font_courier.o + 0x0000000008007362 chr_fc_62 + .rodata.chr_fc_63 + 0x0000000008007373 0x11 ./src/font_courier.o + 0x0000000008007373 chr_fc_63 + .rodata.chr_fc_64 + 0x0000000008007384 0x11 ./src/font_courier.o + 0x0000000008007384 chr_fc_64 + .rodata.chr_fc_65 + 0x0000000008007395 0x11 ./src/font_courier.o + 0x0000000008007395 chr_fc_65 + .rodata.chr_fc_66 + 0x00000000080073a6 0x11 ./src/font_courier.o + 0x00000000080073a6 chr_fc_66 + .rodata.chr_fc_67 + 0x00000000080073b7 0x11 ./src/font_courier.o + 0x00000000080073b7 chr_fc_67 + .rodata.chr_fc_68 + 0x00000000080073c8 0x11 ./src/font_courier.o + 0x00000000080073c8 chr_fc_68 + .rodata.chr_fc_69 + 0x00000000080073d9 0x11 ./src/font_courier.o + 0x00000000080073d9 chr_fc_69 + .rodata.chr_fc_6A + 0x00000000080073ea 0x11 ./src/font_courier.o + 0x00000000080073ea chr_fc_6A + .rodata.chr_fc_6B + 0x00000000080073fb 0x11 ./src/font_courier.o + 0x00000000080073fb chr_fc_6B + .rodata.chr_fc_6C + 0x000000000800740c 0x11 ./src/font_courier.o + 0x000000000800740c chr_fc_6C + .rodata.chr_fc_6D + 0x000000000800741d 0x11 ./src/font_courier.o + 0x000000000800741d chr_fc_6D + .rodata.chr_fc_6E + 0x000000000800742e 0x11 ./src/font_courier.o + 0x000000000800742e chr_fc_6E + .rodata.chr_fc_6F + 0x000000000800743f 0x11 ./src/font_courier.o + 0x000000000800743f chr_fc_6F + .rodata.chr_fc_70 + 0x0000000008007450 0x11 ./src/font_courier.o + 0x0000000008007450 chr_fc_70 + .rodata.chr_fc_71 + 0x0000000008007461 0x11 ./src/font_courier.o + 0x0000000008007461 chr_fc_71 + .rodata.chr_fc_72 + 0x0000000008007472 0x11 ./src/font_courier.o + 0x0000000008007472 chr_fc_72 + .rodata.chr_fc_73 + 0x0000000008007483 0x11 ./src/font_courier.o + 0x0000000008007483 chr_fc_73 + .rodata.chr_fc_74 + 0x0000000008007494 0x11 ./src/font_courier.o + 0x0000000008007494 chr_fc_74 + .rodata.chr_fc_75 + 0x00000000080074a5 0x11 ./src/font_courier.o + 0x00000000080074a5 chr_fc_75 + .rodata.chr_fc_76 + 0x00000000080074b6 0x11 ./src/font_courier.o + 0x00000000080074b6 chr_fc_76 + .rodata.chr_fc_77 + 0x00000000080074c7 0x11 ./src/font_courier.o + 0x00000000080074c7 chr_fc_77 + .rodata.chr_fc_78 + 0x00000000080074d8 0x11 ./src/font_courier.o + 0x00000000080074d8 chr_fc_78 + .rodata.chr_fc_79 + 0x00000000080074e9 0x11 ./src/font_courier.o + 0x00000000080074e9 chr_fc_79 + .rodata.chr_fc_7A + 0x00000000080074fa 0x11 ./src/font_courier.o + 0x00000000080074fa chr_fc_7A + .rodata.chr_fc_7B + 0x000000000800750b 0x11 ./src/font_courier.o + 0x000000000800750b chr_fc_7B + .rodata.chr_fc_7C + 0x000000000800751c 0x11 ./src/font_courier.o + 0x000000000800751c chr_fc_7C + .rodata.chr_fc_7D + 0x000000000800752d 0x11 ./src/font_courier.o + 0x000000000800752d chr_fc_7D + .rodata.chr_fc_7E + 0x000000000800753e 0x11 ./src/font_courier.o + 0x000000000800753e chr_fc_7E + .rodata.chr_fc_7F + 0x000000000800754f 0x11 ./src/font_courier.o + 0x000000000800754f chr_fc_7F + .rodata.chrtbl_fc + 0x0000000008007560 0x180 ./src/font_courier.o + 0x0000000008007560 chrtbl_fc + .rodata.widtbl_fc + 0x00000000080076e0 0x60 ./src/font_courier.o + 0x00000000080076e0 widtbl_fc + .rodata.main.str1.1 + 0x0000000008007740 0x95 ./src/main.o + .rodata.show_amperes.str1.1 + 0x00000000080077d5 0x4 ./src/main.o + .rodata.show_cutoffvoltage.str1.1 + 0x00000000080077d9 0x4 ./src/main.o + .rodata.show_dacvals.str1.1 + 0x00000000080077dd 0x4 ./src/main.o + 0x2 (size before relaxing) + .rodata.show_readbackcurrent.str1.1 + 0x00000000080077dd 0x2 ./src/main.o + 0x4 (size before relaxing) + .rodata.show_status.str1.1 + 0x00000000080077df 0x10 ./src/main.o + .rodata.show_temperature.str1.1 + 0x00000000080077ef 0x4 ./src/main.o + .rodata.show_voltage.str1.1 + 0x00000000080077f3 0x2 ./src/main.o + .rodata.show_watt.str1.1 + 0x00000000080077f5 0x2 ./src/main.o + *fill* 0x00000000080077f7 0x1 + .rodata 0x00000000080077f8 0x80 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + .rodata 0x0000000008007878 0x40 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + *(vtable) + *(.eh_frame*) + *(.glue_7) + .glue_7 0x00000000080078b8 0x0 linker stubs + *(.glue_7t) + .glue_7t 0x00000000080078b8 0x0 linker stubs + +.vfp11_veneer 0x00000000080078b8 0x0 + .vfp11_veneer 0x00000000080078b8 0x0 linker stubs + +.v4_bx 0x00000000080078b8 0x0 + .v4_bx 0x00000000080078b8 0x0 linker stubs + +.iplt 0x00000000080078b8 0x0 + .iplt 0x00000000080078b8 0x0 ./system/src/newlib/_exit.o + +.rel.dyn 0x00000000080078b8 0x0 + .rel.iplt 0x00000000080078b8 0x0 ./system/src/newlib/_exit.o + +.ARM.extab + *(.ARM.extab* .gnu.linkonce.armextab.*) + 0x00000000080078b8 . = ALIGN (0x4) + 0x00000000080078b8 __exidx_start = . + +.ARM.exidx + *(.ARM.exidx* .gnu.linkonce.armexidx.*) + 0x00000000080078b8 __exidx_end = . + 0x00000000080078b8 . = ALIGN (0x4) + 0x00000000080078b8 _etext = . + 0x00000000080078b8 __etext = . + +.data_CCMRAM 0x0000000000000000 0x0 load address 0x00000000080078b8 + FILL mask 0xff + *(.data.CCMRAM .data.CCMRAM.*) + 0x0000000000000000 . = ALIGN (0x4) + 0x00000000080078b8 _sidata = LOADADDR (.data) + +.data 0x0000000020000000 0x24 load address 0x00000000080078b8 + FILL mask 0xff + 0x0000000020000000 _sdata = . + 0x0000000020000000 __data_start__ = . + *(.data_begin .data_begin.*) + *(.data .data.*) + .data.argv.4312 + 0x0000000020000000 0x8 ./system/src/newlib/_syscalls.o + .data.AHBPrescTable + 0x0000000020000008 0x10 ./system/src/cmsis/system_stm32f0xx.o + 0x0000000020000008 AHBPrescTable + .data.SystemCoreClock + 0x0000000020000018 0x4 ./system/src/cmsis/system_stm32f0xx.o + 0x0000000020000018 SystemCoreClock + .data.LCD_H 0x000000002000001c 0x2 ./src/ili9341.o + 0x000000002000001c LCD_H + .data.LCD_W 0x000000002000001e 0x2 ./src/ili9341.o + 0x000000002000001e LCD_W + .data.check_temp + 0x0000000020000020 0x1 ./src/main.o + 0x0000000020000020 check_temp + .data.read_adc + 0x0000000020000021 0x1 ./src/main.o + 0x0000000020000021 read_adc + .data.set_mode + 0x0000000020000022 0x1 ./src/main.o + 0x0000000020000022 set_mode + *(.data_end .data_end.*) + 0x0000000020000024 . = ALIGN (0x4) + *fill* 0x0000000020000023 0x1 ff + 0x0000000020000024 _edata = . + 0x0000000020000024 __data_end__ = . + +.igot.plt 0x0000000020000024 0x0 load address 0x00000000080078dc + .igot.plt 0x0000000020000024 0x0 ./system/src/newlib/_exit.o + +.bss_CCMRAM 0x0000000000000000 0x0 + *(.bss.CCMRAM .bss.CCMRAM.*) + +.bss 0x0000000020000024 0x54 + 0x0000000020000024 __bss_start__ = . + 0x0000000020000024 _sbss = . + *(.bss_begin .bss_begin.*) + *(.bss .bss.*) + .bss.name.4311 + 0x0000000020000024 0x1 ./system/src/newlib/_syscalls.o + *fill* 0x0000000020000025 0x1 + .bss.btn_hb 0x0000000020000026 0x2 ./src/main.o + 0x0000000020000026 btn_hb + .bss.enc_last 0x0000000020000028 0x1 ./src/main.o + .bss.keyfunc 0x0000000020000029 0x1 ./src/main.o + 0x0000000020000029 keyfunc + .bss.run 0x000000002000002a 0x1 ./src/main.o + 0x000000002000002a run + .bss.timeout 0x000000002000002b 0x1 ./src/main.o + 0x000000002000002b timeout + .bss.timer 0x000000002000002c 0x2 ./src/main.o + 0x000000002000002c timer + *(COMMON) + *fill* 0x000000002000002e 0x2 + COMMON 0x0000000020000030 0x4 ./src/delay.o + 0x0000000020000030 timer_delayCount + COMMON 0x0000000020000034 0x1a ./src/ili9341gfx.o + 0x0000000020000034 textbgcolour + 0x0000000020000036 cursor_y + 0x0000000020000038 iactualx + 0x000000002000003a iactualy + 0x000000002000003c vactualx + 0x000000002000003e isetx + 0x0000000020000040 vsety + 0x0000000020000042 vsetx + 0x0000000020000044 vactualy + 0x0000000020000046 textcolour + 0x0000000020000048 cursor_x + 0x000000002000004a textsize + 0x000000002000004c isety + *fill* 0x000000002000004e 0x2 + COMMON 0x0000000020000050 0x25 ./src/main.o + 0x0000000020000050 I2C_InitStructure + 0x000000002000006c GPIO_InitStructure + 0x0000000020000074 enc_delta + *(.bss_end .bss_end.*) + 0x0000000020000078 . = ALIGN (0x4) + *fill* 0x0000000020000075 0x3 + 0x0000000020000078 __bss_end__ = . + 0x0000000020000078 _ebss = . + +.noinit_CCMRAM + *(.noinit.CCMRAM .noinit.CCMRAM.*) + +.noinit 0x0000000020000078 0x0 + 0x0000000020000078 _noinit = . + *(.noinit .noinit.*) + 0x0000000020000078 . = ALIGN (0x4) + 0x0000000020000078 _end_noinit = . + [!provide] PROVIDE (end = _end_noinit) + [!provide] PROVIDE (_end = _end_noinit) + [!provide] PROVIDE (__end = _end_noinit) + [!provide] PROVIDE (__end__ = _end_noinit) + +._check_stack 0x0000000020000078 0x100 + 0x0000000020000178 . = (. + _Minimum_Stack_Size) + *fill* 0x0000000020000078 0x100 + +.b1text + *(.b1text) + *(.b1rodata) + *(.b1rodata.*) + +.eb0text + *(.eb0text) + *(.eb0rodata) + *(.eb0rodata.*) + +.eb1text + *(.eb1text) + *(.eb1rodata) + *(.eb1rodata.*) + +.eb2text + *(.eb2text) + *(.eb2rodata) + *(.eb2rodata.*) + +.eb3text + *(.eb3text) + *(.eb3rodata) + *(.eb3rodata.*) + +.stab + *(.stab) + +.stabstr + *(.stabstr) + +.stab.excl + *(.stab.excl) + +.stab.exclstr + *(.stab.exclstr) + +.stab.index + *(.stab.index) + +.stab.indexstr + *(.stab.indexstr) + +.comment 0x0000000000000000 0xae + *(.comment) + .comment 0x0000000000000000 0x57 ./system/src/newlib/_exit.o + 0x58 (size before relaxing) + .comment 0x0000000000000057 0x58 ./system/src/newlib/_startup.o + .comment 0x0000000000000057 0x58 ./system/src/newlib/_syscalls.o + .comment 0x0000000000000057 0x58 ./system/src/cortexm/_initialize_hardware.o + .comment 0x0000000000000057 0x58 ./system/src/cortexm/_reset_hardware.o + .comment 0x0000000000000057 0x58 ./system/src/cortexm/exception_handlers.o + .comment 0x0000000000000057 0x58 ./system/src/cmsis/system_stm32f0xx.o + .comment 0x0000000000000057 0x58 ./system/src/cmsis/vectors_stm32f0xx.o + .comment 0x0000000000000057 0x58 ./src/delay.o + .comment 0x0000000000000057 0x58 ./src/font16.o + .comment 0x0000000000000057 0x58 ./src/font32.o + .comment 0x0000000000000057 0x58 ./src/font64.o + .comment 0x0000000000000057 0x58 ./src/font72.o + .comment 0x0000000000000057 0x58 ./src/font7s.o + .comment 0x0000000000000057 0x58 ./src/font_courier.o + .comment 0x0000000000000057 0x58 ./src/i2c.o + .comment 0x0000000000000057 0x58 ./src/ili9341.o + .comment 0x0000000000000057 0x58 ./src/ili9341gfx.o + .comment 0x0000000000000057 0x58 ./src/main.o + .comment 0x0000000000000057 0x58 ./src/mcp24aaxx.o + .comment 0x0000000000000057 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) + .comment 0x0000000000000057 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) + .comment 0x0000000000000057 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + .comment 0x0000000000000057 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(eqsf2.o) + .comment 0x0000000000000057 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(gesf2.o) + .comment 0x0000000000000057 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(lesf2.o) + .comment 0x0000000000000057 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + .comment 0x0000000000000057 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(subsf3.o) + .comment 0x0000000000000057 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(fixsfsi.o) + .comment 0x0000000000000057 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatsisf.o) + .comment 0x0000000000000057 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatunsisf.o) + .comment 0x0000000000000057 0x57 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-memset.o) + 0x58 (size before relaxing) + +.ARM.attributes + 0x0000000000000000 0x31 + .ARM.attributes + 0x0000000000000000 0x31 ./system/src/newlib/_exit.o + .ARM.attributes + 0x0000000000000031 0x31 ./system/src/newlib/_startup.o + .ARM.attributes + 0x0000000000000062 0x31 ./system/src/newlib/_syscalls.o + .ARM.attributes + 0x0000000000000093 0x31 ./system/src/cortexm/_initialize_hardware.o + .ARM.attributes + 0x00000000000000c4 0x31 ./system/src/cortexm/_reset_hardware.o + .ARM.attributes + 0x00000000000000f5 0x31 ./system/src/cortexm/exception_handlers.o + .ARM.attributes + 0x0000000000000126 0x31 ./system/src/cmsis/system_stm32f0xx.o + .ARM.attributes + 0x0000000000000157 0x31 ./system/src/cmsis/vectors_stm32f0xx.o + .ARM.attributes + 0x0000000000000188 0x31 ./src/delay.o + .ARM.attributes + 0x00000000000001b9 0x31 ./src/font16.o + .ARM.attributes + 0x00000000000001ea 0x31 ./src/font32.o + .ARM.attributes + 0x000000000000021b 0x31 ./src/font64.o + .ARM.attributes + 0x000000000000024c 0x31 ./src/font72.o + .ARM.attributes + 0x000000000000027d 0x31 ./src/font7s.o + .ARM.attributes + 0x00000000000002ae 0x31 ./src/font_courier.o + .ARM.attributes + 0x00000000000002df 0x31 ./src/i2c.o + .ARM.attributes + 0x0000000000000310 0x31 ./src/ili9341.o + .ARM.attributes + 0x0000000000000341 0x31 ./src/ili9341gfx.o + .ARM.attributes + 0x0000000000000372 0x31 ./src/main.o + .ARM.attributes + 0x00000000000003a3 0x31 ./src/mcp24aaxx.o + .ARM.attributes + 0x00000000000003d4 0x1e /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_uqi.o) + .ARM.attributes + 0x00000000000003f2 0x1e /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_shi.o) + .ARM.attributes + 0x0000000000000410 0x1e /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_udivsi3.o) + .ARM.attributes + 0x000000000000042e 0x1e /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_divsi3.o) + .ARM.attributes + 0x000000000000044c 0x1e /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_dvmd_tls.o) + .ARM.attributes + 0x000000000000046a 0x1e /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_arm_cmpsf2.o) + .ARM.attributes + 0x0000000000000488 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) + .ARM.attributes + 0x00000000000004b4 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) + .ARM.attributes + 0x00000000000004e0 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + .ARM.attributes + 0x000000000000050c 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(eqsf2.o) + .ARM.attributes + 0x0000000000000538 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(gesf2.o) + .ARM.attributes + 0x0000000000000564 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(lesf2.o) + .ARM.attributes + 0x0000000000000590 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + .ARM.attributes + 0x00000000000005bc 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(subsf3.o) + .ARM.attributes + 0x00000000000005e8 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(fixsfsi.o) + .ARM.attributes + 0x0000000000000614 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatsisf.o) + .ARM.attributes + 0x0000000000000640 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatunsisf.o) + .ARM.attributes + 0x000000000000066c 0x1e /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_clzsi2.o) + .ARM.attributes + 0x000000000000068a 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-memset.o) + +.debug + *(.debug) + +.line + *(.line) + +.debug_srcinfo + *(.debug_srcinfo) + +.debug_sfnames + *(.debug_sfnames) + +.debug_aranges 0x0000000000000000 0x790 + *(.debug_aranges) + .debug_aranges + 0x0000000000000000 0x28 ./system/src/newlib/_exit.o + .debug_aranges + 0x0000000000000028 0x40 ./system/src/newlib/_startup.o + .debug_aranges + 0x0000000000000068 0x30 ./system/src/newlib/_syscalls.o + .debug_aranges + 0x0000000000000098 0x28 ./system/src/cortexm/_initialize_hardware.o + .debug_aranges + 0x00000000000000c0 0x20 ./system/src/cortexm/_reset_hardware.o + .debug_aranges + 0x00000000000000e0 0x50 ./system/src/cortexm/exception_handlers.o + .debug_aranges + 0x0000000000000130 0x28 ./system/src/cmsis/system_stm32f0xx.o + .debug_aranges + 0x0000000000000158 0x20 ./system/src/cmsis/vectors_stm32f0xx.o + .debug_aranges + 0x0000000000000178 0x38 ./src/delay.o + .debug_aranges + 0x00000000000001b0 0x18 ./src/font16.o + .debug_aranges + 0x00000000000001c8 0x18 ./src/font32.o + .debug_aranges + 0x00000000000001e0 0x18 ./src/font64.o + .debug_aranges + 0x00000000000001f8 0x18 ./src/font72.o + .debug_aranges + 0x0000000000000210 0x18 ./src/font7s.o + .debug_aranges + 0x0000000000000228 0x18 ./src/font_courier.o + .debug_aranges + 0x0000000000000240 0x70 ./src/i2c.o + .debug_aranges + 0x00000000000002b0 0x90 ./src/ili9341.o + .debug_aranges + 0x0000000000000340 0x70 ./src/ili9341gfx.o + .debug_aranges + 0x00000000000003b0 0x120 ./src/main.o + .debug_aranges + 0x00000000000004d0 0x60 ./src/mcp24aaxx.o + .debug_aranges + 0x0000000000000530 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_uqi.o) + .debug_aranges + 0x0000000000000550 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_shi.o) + .debug_aranges + 0x0000000000000570 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_udivsi3.o) + .debug_aranges + 0x0000000000000590 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_divsi3.o) + .debug_aranges + 0x00000000000005b0 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_dvmd_tls.o) + .debug_aranges + 0x00000000000005d0 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_arm_cmpsf2.o) + .debug_aranges + 0x00000000000005f0 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) + .debug_aranges + 0x0000000000000610 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) + .debug_aranges + 0x0000000000000630 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + .debug_aranges + 0x0000000000000650 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(eqsf2.o) + .debug_aranges + 0x0000000000000670 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(gesf2.o) + .debug_aranges + 0x0000000000000690 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(lesf2.o) + .debug_aranges + 0x00000000000006b0 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + .debug_aranges + 0x00000000000006d0 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(subsf3.o) + .debug_aranges + 0x00000000000006f0 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(fixsfsi.o) + .debug_aranges + 0x0000000000000710 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatsisf.o) + .debug_aranges + 0x0000000000000730 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatunsisf.o) + .debug_aranges + 0x0000000000000750 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_clzsi2.o) + .debug_aranges + 0x0000000000000770 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-memset.o) + +.debug_pubnames + *(.debug_pubnames) + +.debug_info 0x0000000000000000 0xe6de + *(.debug_info .gnu.linkonce.wi.*) + .debug_info 0x0000000000000000 0x955 ./system/src/newlib/_exit.o + .debug_info 0x0000000000000955 0x3ca ./system/src/newlib/_startup.o + .debug_info 0x0000000000000d1f 0xa0a ./system/src/newlib/_syscalls.o + .debug_info 0x0000000000001729 0xe1 ./system/src/cortexm/_initialize_hardware.o + .debug_info 0x000000000000180a 0x19d ./system/src/cortexm/_reset_hardware.o + .debug_info 0x00000000000019a7 0x9f8 ./system/src/cortexm/exception_handlers.o + .debug_info 0x000000000000239f 0x2fd ./system/src/cmsis/system_stm32f0xx.o + .debug_info 0x000000000000269c 0xc6 ./system/src/cmsis/vectors_stm32f0xx.o + .debug_info 0x0000000000002762 0x463 ./src/delay.o + .debug_info 0x0000000000002bc5 0x768 ./src/font16.o + .debug_info 0x000000000000332d 0x7a8 ./src/font32.o + .debug_info 0x0000000000003ad5 0x1ed ./src/font64.o + .debug_info 0x0000000000003cc2 0x1a5 ./src/font72.o + .debug_info 0x0000000000003e67 0x18e ./src/font7s.o + .debug_info 0x0000000000003ff5 0x722 ./src/font_courier.o + .debug_info 0x0000000000004717 0x392 ./src/i2c.o + .debug_info 0x0000000000004aa9 0x165f ./src/ili9341.o + .debug_info 0x0000000000006108 0xf59 ./src/ili9341gfx.o + .debug_info 0x0000000000007061 0x3b52 ./src/main.o + .debug_info 0x000000000000abb3 0x8c2 ./src/mcp24aaxx.o + .debug_info 0x000000000000b475 0x26 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_uqi.o) + .debug_info 0x000000000000b49b 0x26 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_shi.o) + .debug_info 0x000000000000b4c1 0x26 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_udivsi3.o) + .debug_info 0x000000000000b4e7 0x26 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_divsi3.o) + .debug_info 0x000000000000b50d 0x26 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_dvmd_tls.o) + .debug_info 0x000000000000b533 0x26 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_arm_cmpsf2.o) + .debug_info 0x000000000000b559 0x9ad /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) + .debug_info 0x000000000000bf06 0x31a /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) + .debug_info 0x000000000000c220 0x316 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + .debug_info 0x000000000000c536 0x231 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(eqsf2.o) + .debug_info 0x000000000000c767 0x239 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(gesf2.o) + .debug_info 0x000000000000c9a0 0x235 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(lesf2.o) + .debug_info 0x000000000000cbd5 0x378 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + .debug_info 0x000000000000cf4d 0x31a /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(subsf3.o) + .debug_info 0x000000000000d267 0x1d0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(fixsfsi.o) + .debug_info 0x000000000000d437 0x238 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatsisf.o) + .debug_info 0x000000000000d66f 0x22c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatunsisf.o) + .debug_info 0x000000000000d89b 0x26 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_clzsi2.o) + .debug_info 0x000000000000d8c1 0xe1d /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-memset.o) + +.debug_abbrev 0x0000000000000000 0x2d94 + *(.debug_abbrev) + .debug_abbrev 0x0000000000000000 0x210 ./system/src/newlib/_exit.o + .debug_abbrev 0x0000000000000210 0x173 ./system/src/newlib/_startup.o + .debug_abbrev 0x0000000000000383 0x231 ./system/src/newlib/_syscalls.o + .debug_abbrev 0x00000000000005b4 0x7e ./system/src/cortexm/_initialize_hardware.o + .debug_abbrev 0x0000000000000632 0xfc ./system/src/cortexm/_reset_hardware.o + .debug_abbrev 0x000000000000072e 0x1f7 ./system/src/cortexm/exception_handlers.o + .debug_abbrev 0x0000000000000925 0x16e ./system/src/cmsis/system_stm32f0xx.o + .debug_abbrev 0x0000000000000a93 0x9a ./system/src/cmsis/vectors_stm32f0xx.o + .debug_abbrev 0x0000000000000b2d 0x1e2 ./src/delay.o + .debug_abbrev 0x0000000000000d0f 0x5f ./src/font16.o + .debug_abbrev 0x0000000000000d6e 0x5f ./src/font32.o + .debug_abbrev 0x0000000000000dcd 0x68 ./src/font64.o + .debug_abbrev 0x0000000000000e35 0x93 ./src/font72.o + .debug_abbrev 0x0000000000000ec8 0x5f ./src/font7s.o + .debug_abbrev 0x0000000000000f27 0x5f ./src/font_courier.o + .debug_abbrev 0x0000000000000f86 0x16a ./src/i2c.o + .debug_abbrev 0x00000000000010f0 0x2cc ./src/ili9341.o + .debug_abbrev 0x00000000000013bc 0x302 ./src/ili9341gfx.o + .debug_abbrev 0x00000000000016be 0x48a ./src/main.o + .debug_abbrev 0x0000000000001b48 0x110 ./src/mcp24aaxx.o + .debug_abbrev 0x0000000000001c58 0x14 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_uqi.o) + .debug_abbrev 0x0000000000001c6c 0x14 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_shi.o) + .debug_abbrev 0x0000000000001c80 0x14 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_udivsi3.o) + .debug_abbrev 0x0000000000001c94 0x14 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_divsi3.o) + .debug_abbrev 0x0000000000001ca8 0x14 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_dvmd_tls.o) + .debug_abbrev 0x0000000000001cbc 0x14 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_arm_cmpsf2.o) + .debug_abbrev 0x0000000000001cd0 0x126 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) + .debug_abbrev 0x0000000000001df6 0x176 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) + .debug_abbrev 0x0000000000001f6c 0x155 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + .debug_abbrev 0x00000000000020c1 0x160 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(eqsf2.o) + .debug_abbrev 0x0000000000002221 0x157 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(gesf2.o) + .debug_abbrev 0x0000000000002378 0x157 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(lesf2.o) + .debug_abbrev 0x00000000000024cf 0x15c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + .debug_abbrev 0x000000000000262b 0x176 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(subsf3.o) + .debug_abbrev 0x00000000000027a1 0x159 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(fixsfsi.o) + .debug_abbrev 0x00000000000028fa 0x16f /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatsisf.o) + .debug_abbrev 0x0000000000002a69 0x16f /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatunsisf.o) + .debug_abbrev 0x0000000000002bd8 0x14 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_clzsi2.o) + .debug_abbrev 0x0000000000002bec 0x1a8 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-memset.o) + +.debug_line 0x0000000000000000 0x32e5 + *(.debug_line) + .debug_line 0x0000000000000000 0x11a ./system/src/newlib/_exit.o + .debug_line 0x000000000000011a 0x10c ./system/src/newlib/_startup.o + .debug_line 0x0000000000000226 0x137 ./system/src/newlib/_syscalls.o + .debug_line 0x000000000000035d 0xd9 ./system/src/cortexm/_initialize_hardware.o + .debug_line 0x0000000000000436 0xf0 ./system/src/cortexm/_reset_hardware.o + .debug_line 0x0000000000000526 0x15a ./system/src/cortexm/exception_handlers.o + .debug_line 0x0000000000000680 0x132 ./system/src/cmsis/system_stm32f0xx.o + .debug_line 0x00000000000007b2 0x58 ./system/src/cmsis/vectors_stm32f0xx.o + .debug_line 0x000000000000080a 0x13a ./src/delay.o + .debug_line 0x0000000000000944 0x47 ./src/font16.o + .debug_line 0x000000000000098b 0x47 ./src/font32.o + .debug_line 0x00000000000009d2 0x47 ./src/font64.o + .debug_line 0x0000000000000a19 0x47 ./src/font72.o + .debug_line 0x0000000000000a60 0x47 ./src/font7s.o + .debug_line 0x0000000000000aa7 0x53 ./src/font_courier.o + .debug_line 0x0000000000000afa 0x1ba ./src/i2c.o + .debug_line 0x0000000000000cb4 0x344 ./src/ili9341.o + .debug_line 0x0000000000000ff8 0x317 ./src/ili9341gfx.o + .debug_line 0x000000000000130f 0xa95 ./src/main.o + .debug_line 0x0000000000001da4 0x1e7 ./src/mcp24aaxx.o + .debug_line 0x0000000000001f8b 0x65 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_uqi.o) + .debug_line 0x0000000000001ff0 0x66 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_shi.o) + .debug_line 0x0000000000002056 0x69 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_udivsi3.o) + .debug_line 0x00000000000020bf 0x70 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_divsi3.o) + .debug_line 0x000000000000212f 0x5d /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_dvmd_tls.o) + .debug_line 0x000000000000218c 0x72 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_arm_cmpsf2.o) + .debug_line 0x00000000000021fe 0x104 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) + .debug_line 0x0000000000002302 0x2ae /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) + .debug_line 0x00000000000025b0 0x166 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + .debug_line 0x0000000000002716 0xe1 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(eqsf2.o) + .debug_line 0x00000000000027f7 0x10d /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(gesf2.o) + .debug_line 0x0000000000002904 0x10e /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(lesf2.o) + .debug_line 0x0000000000002a12 0x160 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + .debug_line 0x0000000000002b72 0x2ce /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(subsf3.o) + .debug_line 0x0000000000002e40 0xc3 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(fixsfsi.o) + .debug_line 0x0000000000002f03 0xdd /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatsisf.o) + .debug_line 0x0000000000002fe0 0xe0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatunsisf.o) + .debug_line 0x00000000000030c0 0x71 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_clzsi2.o) + .debug_line 0x0000000000003131 0x1b4 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-memset.o) + +.debug_frame 0x0000000000000000 0xd20 + *(.debug_frame) + .debug_frame 0x0000000000000000 0x40 ./system/src/newlib/_exit.o + .debug_frame 0x0000000000000040 0x88 ./system/src/newlib/_startup.o + .debug_frame 0x00000000000000c8 0x50 ./system/src/newlib/_syscalls.o + .debug_frame 0x0000000000000118 0x40 ./system/src/cortexm/_initialize_hardware.o + .debug_frame 0x0000000000000158 0x20 ./system/src/cortexm/_reset_hardware.o + .debug_frame 0x0000000000000178 0x80 ./system/src/cortexm/exception_handlers.o + .debug_frame 0x00000000000001f8 0x48 ./system/src/cmsis/system_stm32f0xx.o + .debug_frame 0x0000000000000240 0x20 ./system/src/cmsis/vectors_stm32f0xx.o + .debug_frame 0x0000000000000260 0x78 ./src/delay.o + .debug_frame 0x00000000000002d8 0xc4 ./src/i2c.o + .debug_frame 0x000000000000039c 0x190 ./src/ili9341.o + .debug_frame 0x000000000000052c 0xec ./src/ili9341gfx.o + .debug_frame 0x0000000000000618 0x390 ./src/main.o + .debug_frame 0x00000000000009a8 0xfc ./src/mcp24aaxx.o + .debug_frame 0x0000000000000aa4 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_udivsi3.o) + .debug_frame 0x0000000000000ac4 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_divsi3.o) + .debug_frame 0x0000000000000ae4 0x28 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) + .debug_frame 0x0000000000000b0c 0x38 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) + .debug_frame 0x0000000000000b44 0x3c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + .debug_frame 0x0000000000000b80 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(eqsf2.o) + .debug_frame 0x0000000000000bac 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(gesf2.o) + .debug_frame 0x0000000000000bd8 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(lesf2.o) + .debug_frame 0x0000000000000c04 0x3c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + .debug_frame 0x0000000000000c40 0x38 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(subsf3.o) + .debug_frame 0x0000000000000c78 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(fixsfsi.o) + .debug_frame 0x0000000000000c98 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatsisf.o) + .debug_frame 0x0000000000000cc4 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatunsisf.o) + .debug_frame 0x0000000000000cf0 0x30 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-memset.o) + +.debug_str 0x0000000000000000 0x42d7 + *(.debug_str) + .debug_str 0x0000000000000000 0x55e ./system/src/newlib/_exit.o + 0x614 (size before relaxing) + .debug_str 0x000000000000055e 0x16d ./system/src/newlib/_startup.o + 0x343 (size before relaxing) + .debug_str 0x00000000000006cb 0x8a ./system/src/newlib/_syscalls.o + 0x645 (size before relaxing) + .debug_str 0x0000000000000755 0x6e ./system/src/cortexm/_initialize_hardware.o + 0x24c (size before relaxing) + .debug_str 0x00000000000007c3 0x79 ./system/src/cortexm/_reset_hardware.o + 0x246 (size before relaxing) + .debug_str 0x000000000000083c 0xb0 ./system/src/cortexm/exception_handlers.o + 0x689 (size before relaxing) + .debug_str 0x00000000000008ec 0xf2 ./system/src/cmsis/system_stm32f0xx.o + 0x2ea (size before relaxing) + .debug_str 0x00000000000009de 0x56 ./system/src/cmsis/vectors_stm32f0xx.o + 0x1f9 (size before relaxing) + .debug_str 0x0000000000000a34 0x26b ./src/delay.o + 0x478 (size before relaxing) + .debug_str 0x0000000000000c9f 0x45c ./src/font16.o + 0x596 (size before relaxing) + .debug_str 0x00000000000010fb 0x45c ./src/font32.o + 0x596 (size before relaxing) + .debug_str 0x0000000000001557 0xe1 ./src/font64.o + 0x21b (size before relaxing) + .debug_str 0x0000000000001638 0xb5 ./src/font72.o + 0x1ef (size before relaxing) + .debug_str 0x00000000000016ed 0xc0 ./src/font7s.o + 0x1fa (size before relaxing) + .debug_str 0x00000000000017ad 0x3ea ./src/font_courier.o + 0x524 (size before relaxing) + .debug_str 0x0000000000001b97 0xd7 ./src/i2c.o + 0x30e (size before relaxing) + .debug_str 0x0000000000001c6e 0x1cb ./src/ili9341.o + 0x7f8 (size before relaxing) + .debug_str 0x0000000000001e39 0x1a2 ./src/ili9341gfx.o + 0x833 (size before relaxing) + .debug_str 0x0000000000001fdb 0x719 ./src/main.o + 0x11e3 (size before relaxing) + .debug_str 0x00000000000026f4 0xb0 ./src/mcp24aaxx.o + 0x348 (size before relaxing) + .debug_str 0x00000000000027a4 0x77 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_uqi.o) + .debug_str 0x000000000000281b 0x77 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_shi.o) + .debug_str 0x000000000000281b 0x77 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_udivsi3.o) + .debug_str 0x000000000000281b 0x77 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_divsi3.o) + .debug_str 0x000000000000281b 0x77 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_dvmd_tls.o) + .debug_str 0x000000000000281b 0x2d /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_arm_cmpsf2.o) + 0x77 (size before relaxing) + .debug_str 0x0000000000002848 0x12cd /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) + 0x139c (size before relaxing) + .debug_str 0x0000000000003b15 0x123 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) + 0x2bf (size before relaxing) + .debug_str 0x0000000000003c38 0x10a /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + 0x2e4 (size before relaxing) + .debug_str 0x0000000000003d42 0x2f /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(eqsf2.o) + 0x1f6 (size before relaxing) + .debug_str 0x0000000000003d71 0x34 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(gesf2.o) + 0x21a (size before relaxing) + .debug_str 0x0000000000003da5 0x10 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(lesf2.o) + 0x21a (size before relaxing) + .debug_str 0x0000000000003db5 0x78 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + 0x2e4 (size before relaxing) + .debug_str 0x0000000000003e2d 0x16 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(subsf3.o) + 0x2bf (size before relaxing) + .debug_str 0x0000000000003e43 0x2a /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(fixsfsi.o) + 0x200 (size before relaxing) + .debug_str 0x0000000000003e6d 0x45 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatsisf.o) + 0x286 (size before relaxing) + .debug_str 0x0000000000003eb2 0x1b /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatunsisf.o) + 0x282 (size before relaxing) + .debug_str 0x0000000000003ecd 0x77 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_clzsi2.o) + .debug_str 0x0000000000003ecd 0x40a /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-memset.o) + 0x8f3 (size before relaxing) + +.debug_loc 0x0000000000000000 0x5f1a + *(.debug_loc) + .debug_loc 0x0000000000000000 0x21 ./system/src/newlib/_exit.o + .debug_loc 0x0000000000000021 0x19d ./system/src/newlib/_startup.o + .debug_loc 0x00000000000001be 0x63 ./system/src/newlib/_syscalls.o + .debug_loc 0x0000000000000221 0xff ./system/src/cmsis/system_stm32f0xx.o + .debug_loc 0x0000000000000320 0x49 ./src/delay.o + .debug_loc 0x0000000000000369 0xf3 ./src/i2c.o + .debug_loc 0x000000000000045c 0x46a ./src/ili9341.o + .debug_loc 0x00000000000008c6 0x664 ./src/ili9341gfx.o + .debug_loc 0x0000000000000f2a 0x14ab ./src/main.o + .debug_loc 0x00000000000023d5 0x2ac ./src/mcp24aaxx.o + .debug_loc 0x0000000000002681 0x39 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) + .debug_loc 0x00000000000026ba 0xd21 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) + .debug_loc 0x00000000000033db 0x7fd /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + .debug_loc 0x0000000000003bd8 0x123 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(eqsf2.o) + .debug_loc 0x0000000000003cfb 0x2d6 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(gesf2.o) + .debug_loc 0x0000000000003fd1 0x1ba /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(lesf2.o) + .debug_loc 0x000000000000418b 0x916 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + .debug_loc 0x0000000000004aa1 0xe0e /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(subsf3.o) + .debug_loc 0x00000000000058af 0xb3 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(fixsfsi.o) + .debug_loc 0x0000000000005962 0x209 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatsisf.o) + .debug_loc 0x0000000000005b6b 0x20a /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatunsisf.o) + .debug_loc 0x0000000000005d75 0x1a5 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-memset.o) + +.debug_macinfo + *(.debug_macinfo) + +.debug_weaknames + *(.debug_weaknames) + +.debug_funcnames + *(.debug_funcnames) + +.debug_typenames + *(.debug_typenames) + +.debug_varnames + *(.debug_varnames) +OUTPUT(arm-electronicload-rework.elf elf32-littlearm) + +.debug_ranges 0x0000000000000000 0x958 + .debug_ranges 0x0000000000000000 0x18 ./system/src/newlib/_exit.o + .debug_ranges 0x0000000000000018 0x98 ./system/src/newlib/_startup.o + .debug_ranges 0x00000000000000b0 0x20 ./system/src/newlib/_syscalls.o + .debug_ranges 0x00000000000000d0 0x18 ./system/src/cortexm/_initialize_hardware.o + .debug_ranges 0x00000000000000e8 0x10 ./system/src/cortexm/_reset_hardware.o + .debug_ranges 0x00000000000000f8 0x40 ./system/src/cortexm/exception_handlers.o + .debug_ranges 0x0000000000000138 0x30 ./system/src/cmsis/system_stm32f0xx.o + .debug_ranges 0x0000000000000168 0x10 ./system/src/cmsis/vectors_stm32f0xx.o + .debug_ranges 0x0000000000000178 0x48 ./src/delay.o + .debug_ranges 0x00000000000001c0 0x60 ./src/i2c.o + .debug_ranges 0x0000000000000220 0x80 ./src/ili9341.o + .debug_ranges 0x00000000000002a0 0x98 ./src/ili9341gfx.o + .debug_ranges 0x0000000000000338 0x140 ./src/main.o + .debug_ranges 0x0000000000000478 0x50 ./src/mcp24aaxx.o + .debug_ranges 0x00000000000004c8 0x160 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) + .debug_ranges 0x0000000000000628 0x48 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + .debug_ranges 0x0000000000000670 0x18 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(eqsf2.o) + .debug_ranges 0x0000000000000688 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(gesf2.o) + .debug_ranges 0x00000000000006e0 0x60 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(lesf2.o) + .debug_ranges 0x0000000000000740 0x68 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + .debug_ranges 0x00000000000007a8 0x168 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(subsf3.o) + .debug_ranges 0x0000000000000910 0x18 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(fixsfsi.o) + .debug_ranges 0x0000000000000928 0x18 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatsisf.o) + .debug_ranges 0x0000000000000940 0x18 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatunsisf.o) diff --git a/Release/arm-electronicload.elf b/Release/arm-electronicload.elf new file mode 100755 index 0000000..cb5adad Binary files /dev/null and b/Release/arm-electronicload.elf differ diff --git a/Release/arm-electronicload.hex b/Release/arm-electronicload.hex new file mode 100644 index 0000000..f4e601c --- /dev/null +++ b/Release/arm-electronicload.hex @@ -0,0 +1,1011 @@ +:020000040800F2 +:10000000002000207D010008810100088301000814 +:1000100000000000000000000000000000000000E0 +:100020000000000000000000000000009D0100082A +:1000300000000000000000009F010008E903000824 +:10004000AD01000800000000BD200008AD0100085F +:10005000AD010008AD0100085D1F0008AD010008FA +:1000600000000000AD010008AD010008AD0100086E +:10007000AD010008AD010008AD010008000000005E +:10008000AD01000800000000000000008D20000805 +:10009000AD010008891F0008AD010008AD0100088E +:1000A000AD010008AD010008AD010008AD01000878 +:1000B000AD0100080000000000000000000000008A +:1000C0005FF808F173B500F093F800232048214948 +:1000D000214C1A188A4226D30021204B204A9342F1 +:1000E00025D3002500F088F801A9684600F078F8CB +:1000F0001C4E1D4CA41BA410AC421ADC00261B4D48 +:100100001B4C641BA410B44218DC0199009801F048 +:10011000E7F80600174D184C641BA410002C12DCE5 +:10012000300000F059F8E55804331560D1E702C3F8 +:10013000D5E7AB00F35898470135DDE7B300EB583E +:1001400098470136DFE7013CA300EB589847E5E705 +:100150000000002024000020C03E000824000020F1 +:1001600078000020D8010008D8010008D801000854 +:10017000D8010008D8010008D80100080948004744 +:10018000FEE704207146084202D0EFF3098001E047 +:10019000EFF308807146044A1047FEE7FEE7FEE7EA +:0E01A00070470000C50000089B010008FEE744 +:1001B000C03E00080000002024000020C03E0008CF +:1001C0000000000000000000240000207800002053 +:0801D000000000000000000027 +:1001D80010B500F011F8000001230360014B0B601B +:1001E8007047C0460000002010B500F013F810BD9D +:1001F80010B500F08BF810BDBFF34F8F034B044AC6 +:10020800DA60BFF34F8FC046FDE7C04600ED00E05F +:100218000400FA0513B50121344B35481A680A431E +:100228001A605A6802405A601A68324802401A60D6 +:100238001A68314802401A605A68304802400F2054 +:100248005A60DA6A8243DA621A6B2D4802401A63EE +:100258005A6B80208A435A6300229A600092019266 +:100268008022196852020A431A608002A022040000 +:10027800D201196801400191009901310091019959 +:10028800002902D100999142F3D11A68224000D086 +:1002980001220192019A012A26D11121194A1160DD +:1002A8005A6819495A605A685A605A680A405A6026 +:1002B8008822596852030A435A60802219685204F6 +:1002C8000A431A608022920419681142FCD0032163 +:1002D8005A688A435A60022259680A430C215A60B4 +:1002E8005A680A40082AFBD113BDC04600100240D4 +:1002F8000CB8FF08FFFFF6FEFFFFFBFFFFFFC0FF84 +:10030800ACFEFFFF00200240FF7FC0FF0C2270B54B +:10031800124D134E6B681340082B0AD0114B3360F3 +:100328006B68114A1B061B0FD35C3268DA403260D7 +:1003380070BD0F23C0226C686968A40C1C4052026F +:100348000234114203D1094844433460E8E7E96ABA +:1003580004481940013101F04FFFF5E70010024051 +:100368001800002000127A000800002000093D0053 +:10037800FA210C4B10B51868890001F03DFF0A4BB3 +:10038800013898420DD8C021084A0906506008482B +:10039800036A1B021B0A0B430362002393600733A3 +:1003A800136010BD18000020FFFFFF0010E000E000 +:1003B80000ED00E0024B18601A68002AFCD1704773 +:1003C80030000020034B1A68002A02D01A68013A4C +:1003D8001A6070473000002010B5FFF7EBFF10BD22 +:1003E80010B5FFF7EFFF10BD034B044A1A61012255 +:1003F80019680A431A60704700540040231D900092 +:100408008023034A9B0151680B4353607047C046E1 +:10041800005400408023034ADB0151680B435360BA +:100428007047C046005400402021044B9A690A4294 +:10043800FCD0DA698A43DA617047C046005400404C +:1004480001231840014B4007586070470054004092 +:10045800044B05495A6800040A405A605A68104318 +:100468005860704700540040FFFF00FF0422034B10 +:1004780099691142FCD0586AC0B2704700540040D4 +:10048800074B40005A68D20AD2025A605A68104391 +:10049800586001205A680140890211435960704729 +:1004A800005400400122034B99691142FCD0986224 +:1004B8007047C0460054004090230822DB059A612B +:1004C800043A9A610C321A85704770B59024082551 +:1004D800E405A561C820FFF77FFF2585C820FFF741 +:1004E8007BFFA561C820FFF777FF70BD902310221E +:1004F800DB051A85084B094A187002211300108978 +:100508000842FCD0012219891142FCD09B89902312 +:100518001022DB059A6170470C3001400030014021 +:100528009023042210B5DB051A85FFF7DFFF10BD05 +:100538009023042210B5DB059A61FFF7D7FF10BDA1 +:10054800F8B5070016000D001C002A20FFF7E8FF89 +:10055800380AFFF7EDFFF8B2FFF7EAFF300AFFF7B6 +:10056800E7FFF0B2FFF7E4FF2B20FFF7D9FF280AD7 +:10057800FFF7DEFFE4B2E8B2FFF7DAFF2000FFF78B +:10058800D7FF2000FFF7D4FF2C20FFF7C9FFF8BDE5 +:1005980010B5FFF791FF90231024DB059C61FFF74E +:1005A80094FF0120FFF7BCFFCB20FFF7B9FF3920EC +:1005B800FFF7BEFF2C20FFF7BBFF0020FFF7B8FFB7 +:1005C8003420FFF7B5FF0220FFF7B2FFCF20FFF777 +:1005D800A7FF0020FFF7ACFFC120FFF7A9FF3020DD +:1005E800FFF7A6FFE820FFF79BFF8520FFF7A0FF96 +:1005F8000020FFF79DFF7820FFF79AFFEA20FFF71A +:100608008FFF0020FFF794FF0020FFF791FFED20F8 +:10061800FFF786FF6420FFF78BFF0320FFF788FFB3 +:100628001220FFF785FF8120FFF782FFF720FFF7F1 +:1006380077FF2020FFF77CFFC020FFF771FF232002 +:10064800FFF776FFC120FFF76BFF2000FFF770FF71 +:10065800C520FFF765FF3E20FFF76AFF2820FFF758 +:1006680067FFC720FFF75CFF8620FFF761FF362092 +:10067800FFF756FF4820FFF75BFF3A20FFF750FFD0 +:100688005520FFF755FFB120FFF74AFF0020FFF77D +:100698004FFF1820FFF74CFFB620FFF741FF082057 +:1006A800FFF746FF8220FFF743FF2720FFF740FFB1 +:1006B800F220FFF735FF0020FFF73AFF2620FFF76B +:1006C8002FFF0120FFF734FFE020FFF729FF0F205D +:1006D800FFF72EFF3120FFF72BFF2B20FFF728FF16 +:1006E8000C20FFF725FF0E20FFF722FF0820FFF759 +:1006F8001FFF4E20FFF71CFFF120FFF719FF3720DF +:10070800FFF716FF0720FFF713FF2000FFF710FF82 +:100718000320FFF70DFF0E20FFF70AFF0920FFF760 +:1007280007FF0020FFF704FFE120FFF7F9FE002094 +:10073800FFF7FEFE0E20FFF7FBFE1420FFF7F8FE82 +:100748000320FFF7F5FE1120FFF7F2FE0720FFF761 +:10075800EFFE3120FFF7ECFEC120FFF7E9FE48204D +:10076800FFF7E6FE0820FFF7E3FE0F20FFF7E0FEA5 +:100778000C20FFF7DDFE3120FFF7DAFE3620FFF709 +:10078800D7FE0F20FFF7D4FE1120FFF7C9FE29205E +:10079800FFF7C6FE10BD10B50400000AFFF7C8FE3B +:1007A800E0B2FFF7C5FE10BDF7B500210E4F0F4EA2 +:1007B8003A883388013A013B01909BB292B2080013 +:1007C800FFF7BEFE00243B88A3420BD8F7BD019873 +:1007D800FFF7E1FF0135ADB23388AB42F7D80134FA +:1007E800A4B2F0E70025F7E71E0000201C00002057 +:1007F800094B10B51B88140083420CD9074B1B8882 +:100808008B4208D9421C4B1C9BB292B2FFF798FE50 +:100818002000FFF7C0FF10BD1E0000201C000020B4 +:1008280070B51D000F4B14001B88834215D90E4B61 +:100838001A888A4211D91A880E19964202DD1C8834 +:10084800641AA4B24B1EE3189BB20200FFF778FEAD +:10085800013C064BA4B29C4200D170BD2800FFF7B2 +:100868009AFFF5E71E0000201C000020FFFF000093 +:1008780070B51D000F4B14001A88824215D90E4A14 +:1008880012888A4211D91A880619964202DD1C88F4 +:10089800241AA4B2421EA21892B20B00FFF750FE0F +:1008A800013C064BA4B29C4200D170BD2800FFF762 +:1008B80072FFF5E71E0000201C000020FFFF00006B +:1008C800F7B51500194A1C0008AB1F881388834226 +:1008D8001ED9174B1E888E421AD9168801964619BA +:1008E800B446019EB44502DD15882D1AADB21A88AA +:1008F8000E19964202DD1C88641AA4B24B1E421ED1 +:10090800E318AA189BB292B2FFF71AFE002C0AD17C +:10091800F7BD3800FFF73FFF013EB6B2002EF8D111 +:10092800013CA4B2F2E72E00F8E7C0461E00002002 +:100938001C00002070B504003620FFF7F1FDA0264A +:1009480003200E4D204076000D4C022811D00328BC +:1009580011D0012806D04820FFF7EAFDF0232B80AC +:10096800268070BD2820FFF7E3FDF0232E8023802A +:10097800F7E78820F0E7E820F5E7C0461E000020EA +:100988001C000020F0B58DB0079312AB1B880893AC +:1009980013AB1B780393324B1B88984247DA314BD1 +:1009A8001B88994243DA0623039C63431B18002BD8 +:1009B8003DDDE3005B18002B39DD0523203AD2B278 +:1009C80053430B936B4600249E8983B2069304938A +:1009D8008BB2099308339BB20A9300230593052C25 +:1009E80004D0214B0B9AD3181B5D0593099F3D003A +:1009F8000122059B134225D0039B934219D1069BE4 +:100A0800079A181980B22900FFF7F2FE059B0135F5 +:100A18005B0805930A9BF719ADB2BFB29D42E7D1B7 +:100A2800049B01349B199BB20493062CD5D10DB0BD +:100A3800F0BD079B00933200330039000498FFF79C +:100A48003FFFE3E7089B079A9342DFD0039B012B04 +:100A580004D1069B089A181980B2D4E7089BE9E7E5 +:100A68001E0000201C0000201C3B0008024B1880C0 +:100A7800024B19807047C04648000020360000200D +:100A8800024B1880024B19807047C0464600002070 +:100A980034000020082804D8002800D10130014B78 +:100AA800187070474A000020F7B502000A280BD1D9 +:100AB800134B14491A780B88D2009B1800229BB25A +:100AC8000B80114B1A80F7BD0D28FCD00E4C0D4B36 +:100AD80020880E4D19880E4B09B21B882E88084DA8 +:100AE8009BB22F7800B201970096FFF74BFF0622C2 +:100AF800297823884A439B189BB22380E3E7C046A2 +:100B08004A00002036000020480000203400002061 +:100B18004600002010B5040000200134631E18565A +:100B2800002800D110BDC0B2FFF7BEFFF4E7F8B54A +:100B380000230E0014000A2785182B70013CE4B22C +:100B4800FF2C00D1F8BD3000390001F0DBFB013D7E +:100B5800303129703000390001F04EFB0600EDE716 +:100B6800084A0023118A890700D50333128A5207DD +:100B780001D501225340044A13700022034B1A7016 +:100B88007047C04600040048280000207400002078 +:100B98000323034A107840B2034013708010704753 +:100BA8007400002010B50F2404400120FFF748FC12 +:100BB8000120FFF74DFC00216020FFF761FC2000B9 +:100BC8008038C0B2FFF76EFCFFF71AFCFFF72CFC69 +:100BD80010BD10B50F2404400120FFF731FC01209F +:100BE800FFF736FC00216020FFF74AFC2000403860 +:100BF800C0B2FFF757FCFFF703FCFFF715FC10BD69 +:100C080010B504000120FFF71BFC0220FFF720FCB1 +:100C180000216020FFF734FCFFF7F2FB2009603861 +:100C2800C0B22401FFF73EFCE0B2FFF73BFCFFF740 +:100C3800FBFB10BD70B504000120FFF701FC082084 +:100C4800FFF706FC00216020FFF71AFCFFF7D8FB2E +:100C5800022309498A691A42FCD0250008352088F0 +:100C6800000AFFF71FFC20780234FFF71BFCAC4298 +:100C7800F5D1FFF7D9FB70BD0054004010B5040052 +:100C88000120FFF7DDFB0120FFF7E2FB00216820D0 +:100C9800FFF7F6FB2000FFF705FCFFF7B1FBFFF7B6 +:100CA800C3FB10BDF7B501263000FFF7C9FB0420D0 +:100CB800FFF7CEFB31006820FFF7E2FBFFF7A0FB50 +:100CC800FFF7D4FB0500FFF7D1FB0400FFF7CEFBCD +:100CD8000190FFF7CBFB0700FFF7A6FB3B06E3D429 +:100CE800C020019B80022D0405402002C0188023EB +:100CF80040199B0203405A4253415B421840FEBDD3 +:100D080010B50020FFF79CFB0120FFF7A1FB002195 +:100D18001820FFF7B5FBFFF773FB144B02221C00EA +:100D280099691142FCD00520FFF7BCFB4023A2695A +:100D38001A42FCD0FFF76EFB0120FFF781FB02206F +:100D4800FFF786FB01211820FFF79AFBFFF758FBF6 +:100D5800FFF78CFB0400FFF789FB2403000124182C +:100D6800A4B2FFF761FB200010BDC046005400404C +:100D7800F8B50700012014000D00FFF761FB032000 +:100D8800FFF766FB00211820FFF77AFBFFF738FB17 +:100D9800324B02221E0099691142FCD00120FFF754 +:100DA80081FB0020FFF77EFB1C20FFF77BFBFFF792 +:100DB8003BFB0120FFF744FB0320FFF749FB002121 +:100DC8001820FFF75DFBFFF71BFB0223B2691A42ED +:100DD800FCD00220FFF766FB38093F01FFF762FBF2 +:100DE800F8B2FFF75FFBFFF71FFB0120FFF728FBB7 +:100DF8000320FFF72DFB00211820FFF741FBFFF729 +:100E0800FFFA0223B2691A42FCD00320FFF74AFB1B +:100E180028092D01FFF746FBE8B2FFF743FBFFF770 +:100E280003FB0120FFF70CFB0320FFF711FB002158 +:100E38001820FFF725FBFFF7E3FA0223B2691A42ED +:100E4800FCD00420FFF72EFB20092401FFF72AFB22 +:100E5800E0B2FFF727FBFFF7E7FAF8BD00540040C0 +:100E680013B504001E210420FFF700FE0420FFF73D +:100E780011FEF82000210002FFF702FEFA212000EF +:100E8800890001F0B9F9022281B201A8FFF74FFEEB +:100E98000C48FFF73FFE01A8FFF73CFE0A48FFF7A2 +:100EA80039FEFA212000890001F02CFA032289B2C8 +:100EB80001A8FFF73CFE01A8FFF72CFE0348FFF747 +:100EC80029FE13BD9A3D0008A53D0008A73D00086E +:100ED80013B504004B210420FFF7C8FD0420FFF7D9 +:100EE800D9FDF82000218000FFF7CAFDFA21200073 +:100EF800890001F081F9032281B201A8FFF717FEEA +:100F080001A8FFF707FE0A48FFF704FEFA212000B0 +:100F1800890001F0F7F9032289B201A8FFF707FE5B +:100F280001A8FFF7F7FD0348FFF7F4FD13BDC0461E +:100F3800A53D0008BB3D000810B500230400B422FD +:100F48003F210420FFF794FC0A2C17D002D8012C6B +:100F58000CD010BD642C17D0FA239B009C42F8D10A +:100F6800F8232C221B023F211C2004E0F823142222 +:100F78003F2194201B02FFF77BFCEAE7F8231422A9 +:100F88001B023F217C20F6E7F82314221B023F2195 +:100F98002000F0E713B5F824002816D024023123E6 +:100FA80074221021CC200094FFF78AFC2021DC2039 +:100FB800FFF75CFD21000F48FFF762FD0220FFF7F5 +:100FC80069FD0D48FFF7A6FD13BDA4003123742267 +:100FD8001021CC200094FFF773FC2021DC20FFF7C0 +:100FE80045FD21000348FFF74BFD0220FFF752FDA6 +:100FF8000248E7E7FFFF0000A93D0008B13D0008EF +:1010080013B5040073210420FFF730FD0420FFF717 +:1010180041FD00211148FFF733FDFA212000890026 +:1010280001F0EAF80322C1B201A8FFF780FD01A888 +:10103800FFF770FD0A48FFF76DFDFA2120008900CF +:1010480001F060F9032201A8FFF771FD01A8FFF77D +:1010580061FD0448FFF75EFD13BDC04680FE000039 +:10106800A53D0008BD3D0008214B37B5421E0400D0 +:10107800204D9B2104209A4215D9FFF7F7FC042044 +:10108800FFF708FD00211F20FFF7FAFC1A48FFF7B9 +:1010980041FD8220FFF708FD2800FFF73BFD812076 +:1010A800FFF702FD37BDFFF7E1FC0420FFF7F2FC74 +:1010B80000211F20FFF7E4FC0A21200001F09CF822 +:1010C800042201006846FFF732FD2800FFF722FDE1 +:1010D8006846FFF71FFD0948FFF71CFD0A2120009D +:1010E80001F010F968460122FFF721FD6846D4E7B0 +:1010F8009E8601009A3D0008963D0008A53D00081F +:1011080037B58E2105000409D220FFF7AFFC022075 +:10111800FFF7C0FCF8201E490002FFF7B1FC290ABE +:1011280003226846FFF703FD1A48FFF7F3FC6846F9 +:10113800FFF7F0FC1848FFF7EDFC08202040434279 +:101148005841164B40421840154BC018630702D54A +:10115800144BC01880B2A30702D5134BC01880B235 +:10116800E30702D5114BC01880B2FA21890001F0BB +:1011780043F8012281B26846FFF7D9FC6846FFF7B9 +:10118800C9FC8320FFF790FC0948FFF7C3FC37BD73 +:1011980018C60000993D0008A53D000878ECFFFF3F +:1011A80088130000C4090000E20400007102000076 +:1011B800B93D000830B59021802400236400C9059A +:1011C80022005D00455B9A40002D04D18A610133FD +:1011D800042BF5D130BD92B20A85F8E7802310B50B +:1011E800394C5B0222681343236080239B022268E8 +:1011F8001A42FCD01123354A11680B431360636807 +:1012080063600C2362681A40082A06D103216268C9 +:101218008A43626062681A42FCD123682C4A1340F0 +:10122800236080239B0422681A42FCD16368294A00 +:101238001A4088235B0313436360802322685B049E +:101248001343236080239B0422681A42FCD00223A4 +:10125800626813430C22636063681340082BFBD158 +:10126800FFF754F8802362699B021A436261802267 +:101278006169D2020A4362618022616912030A43EA +:1012880062618022A16952010A43A2618022E16958 +:1012980092030A43E2610222E1690A43E261802281 +:1012A800E16952000A43E261A2691343A361802302 +:1012B800E2695B051343E3610123A2691A43A26152 +:1012C800A2691343A36110BD001002400020024030 +:1012D800FFFFFFFEFFFFC2FFF0B5C7B008220021E5 +:1012E80018A802F0C9FB002108221AA802F0C4FBC2 +:1012F800FFF774FFFFF73CF88023E74C9B03226954 +:10130800E64D134323612369E54A80261340236190 +:10131800FFF76AF89023DB051968E24A00200A43C0 +:101328001A609968E04A36020A439A608222D968AC +:10133800D2050A43DA6018622A68DC4B13432B6033 +:10134800C023AA881343AB80AA68D94B1343AB6068 +:10135800EA68D84B1343C122EB60D74B92002B624B +:10136800D64B19880A431A80B82252019A80402223 +:1013780019880A431A800723D14A1385F333D362A5 +:101388005063118B923B0B4313830323118C0B4344 +:10139800CC491384CB8F3343CB8701231188CA4EA2 +:1013A80019431180918A19439182C8490E85C84E04 +:1013B800CE6204260F8837430F808F891F438F81A1 +:1013C8000F881F430F80C3490885C348C8628889AE +:1013D800184388810888184308808021E0694905F6 +:1013E80001438020E161BD4940000F6807430F6059 +:1013F800276ABC46802766467F0237432762276AEA +:10140800B74E3740042627620F6807430F60276AE4 +:10141800B7432762266A33432362139223000222CA +:10142800119502911C6A1442FCD01A6ACA27024319 +:101438001A6280221C6A12022243532600241A626E +:10144800A84DA94AAC465762566214605561A74D2B +:1014580055609568A64D94601561D461D462D463D3 +:1014680054649568290080252D040D4395600299E0 +:10147800D4601464FF3454620C68204308605762D7 +:10148800566291689B481700014091606246159228 +:1014980001221490F9681142FCD0974AFA61882217 +:1014A800B96852010A43BA60FF227A62353A7A6211 +:1014B800773A7A62F9682D320A43FA604022F9686D +:1014C8001142FCD0002280213A60FA688A43FA600F +:1014D80080225202FC681440FCD1FF227A628022EA +:1014E800864D9202296811432960A9680A43AA60B7 +:1014F8008022D96952050A43DA618023804A5B0158 +:1015080091680B43936008232A681A432A606A6823 +:101518001A436A60EA681343EB60FFF721FB322045 +:10152800FEF75AFFFFF734F82000FFF73DF90320D4 +:10153800FFF700FA04215020FFF798FA0120FFF77F +:10154800A9FA21006F48FFF79BFA6F48FFF7E2FA04 +:10155800B422644B52000F212000FFF789F9614B38 +:10156800B9220F21CB20FFF75BF95E4B7A2241218C +:10157800CB20FFF77DF95B4B7A22C821CB20FFF700 +:1015880077F9624B7422009342218623CC20FFF71F +:1015980097F91CAB0293039525000026280000F05C +:1015A800E3FD029A730002350136D052ADB2152E12 +:1015B800F4D113002A33029380230134FF34A4B2F8 +:1015C800DB009C42E8D18023119A5B001385002040 +:1015D800FFF7FFFA0F20FFF7E5FA0120FEF7FCFE00 +:1015E8001C20FFF74BFB0120FEF7F6FE18A8FFF7BB +:1015F80021FB1AA8FFF7DEFD3C2228211C20FFF75B +:10160800B7FB002312930E930C9300230F931093B0 +:101618000023012505930A930B93089306930793D8 +:101628001E000293002304950993394B1B78002B65 +:101638000DD00E9B1B0A9BB21D2B00D8C9E00A22B5 +:101648001E3B5343139A53630022314B1A70314C9B +:101658002388002B00D17BE0D7210420FFF706FA6E +:101668000220FFF717FA1F480021FFF709FA22881E +:10167800294B2A489A4269D92288294B29489A42F3 +:1016880064D92288284B29489A425FD92288284B56 +:1016980028489A425AD94FE00010024000040048F6 +:1016A800FFFFDFFF55A95500FFFFFF0000A205005F +:1016B80000F30F00555000000000011100300140F8 +:1016C80000040040060400403F02000000200040E3 +:1016D80023F4000000440140BF5D0000007000409A +:1016E800FFFFFEFFFFFF000000280040012100006F +:1016F800FF007F00FFFEFFFF808080800004014024 +:101708000000014020FD0000103D000818C6000040 +:101718002000002026000020DB0500002A3D0008EC +:10172800B70B00003D3D000893110000503D000834 +:101738006F170000633D00082288D14BD1489A42B8 +:1017480004D92388159A934202D0CF48FFF7E2F9CB +:10175800CE4B1A78002A18D01B78CD4CDBB2FB2B65 +:1017680000D131E137D8EA2B00D13CE1F92B00D187 +:1017780034E1002419230094E122D7210420FFF743 +:101788009FF8C24B1C70C34B1C80C34B12991A881C +:101798008A4208D0049A002A05D11B8804329BB2D9 +:1017A8001293BB4B1A70BA4B1A78002A00D13CE747 +:1017B80018780238092800D937E700F013FD7B01B3 +:1017C80036FFD4019E02A70236FF36FFD602330346 +:1017D8006903002336E7FD2B38D000D2E4E0FE2B66 +:1017E800C7D1079B33430D9313D1FFF7D1F9684352 +:1017F800029B1B189BB20293029AA84B9A4201D9EA +:101808000D9B02930222A24B1A70002307931E001D +:10181800AFE7079B002B0FD0FFF7BAF96843069B89 +:101828001B180693069A9E4B9A4201D900230693E9 +:101838000622974B1A709CE7FFF7AAF90C9B0D9E9E +:10184800181883B20C930A23237092E7002E00D154 +:101858009BE0642D0BD12900029800F0CDFC0A21F1 +:1018680080B200F04FFDF0231B01C8180AE0FA23EC +:1018780029009B0002989D4264D100F0BDFCF02332 +:101888001B01C018400080B200F06EFC01F04EFD54 +:10189800041C0C9801F04AFD824901F00FF8011C64 +:1018A800201C01F00BF82900041C029800F0A4FC8D +:1018B8007D4B029A86B29A424CD96421300000F0DE +:1018C80021FD88B201F0E8FC211C01F0CFF977492D +:1018D80000F0F4FF00F040FE83B21900042216A8BD +:1018E8000D93FFF724F9D221E620FFF7BFF8032074 +:1018F800FFF7D0F816A8FFF70DF9059BDC01FA23CE +:101908009B009D4231D12900029800F075FC86B2F7 +:1019180034196400A0B20D9900F0FAFB1520059B5C +:10192800584386190D9A1CAB76003220F252FEF706 +:1019380053FD8023119A5B0013850222544B1A70C1 +:10194800002616E700F058FC0A2180B200F0DAFC05 +:10195800F82389E730000A2100F0D4FC88B201F0AE +:101968009BFC211C01F082F9B4E730000A2100F049 +:10197800C9FC8EB2341964000D99A0B200F0C8FBFE +:101988001521059B59438E19CCE7079B002B03D0E3 +:10199800022307962370ECE60123454A11784B4051 +:1019A800137009232370CBE7059B0133DBB2059342 +:1019B800042B05D00A235D43ADB2354B052239E728 +:1019C800002301250593F8E70423237000230F93D0 +:1019D800109300230A930B930893CAE606232370F7 +:1019E800053B0793C5E6304B029A9A4216D90A215D +:1019F800100000F001FC83B20C9300231893199394 +:101A0800642D13D12900029800F0F6FB0A2180B258 +:101A180000F078FCF0231B01C81812E0FA20290016 +:101A2800800000F073FC029B5843E4E7FA23290086 +:101A38009B0002989D421BD100F0DEFBF0231B01A6 +:101A4800C018400080B200F08FFB059B18AA5B000D +:101A5800985218A8FFF7EEF818A8FFF7ABFB8023F9 +:101A6800119A5B0093610A22094B01261A7080E6DD +:101A780000F0C2FB0A2180B200F044FCF823CAE758 +:101A88004B1D0000763D0008893D00082900002014 +:101A980021000020260000202C0000200752000012 +:101AA8001027000000007A440F27000000002041A2 +:101AB8002B0000200298FFF7D3F92800FFF73CFA23 +:101AC80002980A2100F01EFC202389B214AAD21819 +:101AD8004900535A18AC23800A21029800F08CFB65 +:101AE8000A2180B200F00EFC202389B2153114AA15 +:101AF800D2184900535A02986380642100F07CFB95 +:101B08000A2180B200F0FEFB202389B22A3114AAF0 +:101B1800D2184900535AFA21A3808900029800F08C +:101B28006BFB202380B214AA3F304000D3181B5A05 +:101B38002000E380FFF77EF8C54B1B78002B0DD003 +:101B48002000FFF737FB0020FFF75AF8049AC14B33 +:101B5800002A00D1CFE004221A7066E51AA8FFF720 +:101B680029FBAA20F0E70B9B3C2B05D1089B0133EE +:101B7800DBB2089300230B93089B3C2B05D10A9BEF +:101B88000133DBB20A93002308930A9B642B01D12B +:101B980000230A93109800F0DFFC4B210400D220A8 +:101BA800FEF764FF0220FEF775FFAB49AB48FEF76E +:101BB80067FFFA212000890000F01EFB032281B292 +:101BC80016A8FEF7B4FF16A8FEF7A4FFA448FEF770 +:101BD800A1FFFA212000890000F094FB032216A837 +:101BE800FEF7A5FF16A8FEF795FF9E48FEF792FFA1 +:101BF8006121D220FEF73AFF97499B48FEF740FF44 +:101C08000F9800F0A9FCFA2189000D9000F0F4FA71 +:101C1800022281B216A8FEF78AFF944C2000FEF734 +:101C280079FF16A8FEF776FF8D48FEF773FFFA21B5 +:101C38000D98890000F066FB032216A8FEF777FFCF +:101C480016A8FEF767FF8A48FEF764FF7721D220BF +:101C5800FEF70CFF80490020FEF712FF02220A99C6 +:101C680016A8FEF764FF2000FEF754FF16A8FEF73B +:101C780051FF804C2000FEF74DFF0222089916A85C +:101C8800FEF755FF16A8FEF745FF2000FEF742FFB6 +:101C980002220B9916A8FEF74AFF16A8FEF73AFF8C +:101CA800FFF72EF80E90FFF72BFA049B002B02D0BB +:101CB800684B052250E7029801F0EEFA6E49041CC1 +:101CC80000F0FCFD011C0F9800F05EFC6B490F90C2 +:101CD800099800F0F3FD211C00F0C8FF664900F0E8 +:101CE800EDFD011C109800F04FFC0B9B1090013388 +:101CF800DBB20B93574B049A2EE72800FFF71CF929 +:101D0800049A544B002AF6D0062225E7AF21E62094 +:101D1800FEF7ACFE0220FEF7BDFEF8204E4980001B +:101D2800FEF7AEFE6421069800F066FA032281B23F +:101D380016A8FEF7FCFE16A8FEF7ECFE4848FEF7CC +:101D4800E9FE0698642100F0DDFA022216A8FEF7E3 +:101D5800EEFE16A8FEF7DEFE4948FEF7DBFE049A03 +:101D68003C4B002AC7D00922F6E6394B454C1B7874 +:101D7800002B39D0039B03995A6980239B021A438D +:101D88004A61FA68149900200A40FA60039A039994 +:101D980012681A430A60039A92681343039A93607D +:101DA8000423226813432360FEF72AFF18A8FFF7CD +:101DB80001FA274B1878C0B2FFF7ECF8049B002B08 +:101DC8000DD0802322681B031343236080232268DD +:101DD8009B0313432360402322681343236000239B +:101DE8001C4A0493137020E4039B27491A68AA200D +:101DF8000A401A60039B039A9B680B409360042275 +:101E0800236893432360039B5A6980239B021343EF +:101E1800039A5361FB68149A1340FB60FEF7F0FEC7 +:101E28001AA8C4E7D221E620FEF720FE0320FEF719 +:101E380031FE00211548FEF723FE16A804220C994E +:101E4800FEF775FE16A8FEF765FEFFF7EEFBC04627 +:101E58002B0000202100002018C600001F030000EE +:101E6800A53D00089C3D0008EF0300009A3D0008CE +:101E7800A03D0008A33D00080000614500007A4429 +:101E8800BB3D000800E100E0FFFFFDFFFFFF000091 +:101E98002A4B1B78002B01D1FFF7C7FBFEF702FF87 +:101EA80001F044FA01F0F4FC254B264A01F07EFAD1 +:101EB80001F040FD099000F04FFB80B2FFF708F8F1 +:101EC8000298FEF7CDFF029801F0E6F90999041C83 +:101ED80000F0CCFE00F040FBFA21890000F08CF9FC +:101EE800FFF78EF81849099800F0C0FE211C00F091 +:101EF800E5FC00F031FBFFF7B7F8144B1B78002B1B +:101F080004D1FEF7FDFE0E90FFF7FAF8069B002BB2 +:101F180011D00A20584301F009FA099900F012FB80 +:101F2800002805D00022094B1A70094B09321A7093 +:101F3800024B002210E6064B069AF8E72A0000201A +:101F4800A7C6E93F2DB29DEF000020412B000020DD +:101F5800210000200823074A5169194208D0FD20B2 +:101F6800054908700549FC38087051690B435361ED +:101F78007047C04600040140290000202B000020C3 +:101F8800F0B534490B8ADB072FD500243248334A91 +:101F9800038A145700259B0700D40335038A5B077F +:101FA80001D401235D40631BDBB2DE0709D502279C +:101FB80015702B4D3B402E7876B2013E9B195BB2D3 +:101FC8002B700023D356274AA34201D0FE23137057 +:101FD800008A254BC00709D41888013080B21880C0 +:101FE800137801220B8A93430B82F0BD18880028CE +:101FF800F6D01C881D48844203D8FD201070FE3896 +:10200800EDE71C881A48844203D8FC201070FD387C +:10201800E5E71C881748844203D8F9201070FA387D +:10202800DDE71C881448844203D8FB201070FC3874 +:10203800D5E71C881148844203D8FA201070FB3871 +:10204800CDE71C880E488442CAD0EA201070EB38CD +:10205800C5E7C046004401400004004828000020AD +:10206800740000202900002026000020DB05000065 +:10207800B70B0000931100006F1700004B1D000004 +:10208800FFFF00000123074A118A194209D00B20DB +:102098000549087005490B7005490B70118A994369 +:1020A8001182704700200040210000202A000020F3 +:1020B800200000200F4AD368DB0519D50E490F48C8 +:1020C8000B6803400B600E490B8801339BB20B80F1 +:1020D80080230C499B00888A43408B8280230A49CD +:1020E8009B02486903434B61D36808490B40D3609E +:1020F8007047C0460028004000E100E0FFFFF7FFFE +:102108002C0000200004004800040140FFFEFFFFEF +:1021180070B5050000200C00FEF792F90420FEF7C8 +:1021280097F900215020FEF7ABF9FEF769F90D4B3E +:1021380002221E0099691142FCD02805000FFEF703 +:10214800B1F9E8B2FEF7AEF9200AFEF7ABF9E0B252 +:10215800FEF7A8F94023B2691A42FCD0FEF75AF9F3 +:1021680070BDC0460054004070B504000020FEF762 +:1021780067F90220FEF76CF900215020FEF780F97C +:10218800FEF73EF9164B02221D0099691142FCD058 +:10219800200AFEF787F9E0B2FEF784F94023AA691E +:1021A8001A42FCD0FEF736F9002301206B60FEF7D7 +:1021B80047F90220FEF74CF901215020FEF760F99B +:1021C800FEF71EF9FEF752F984B2FEF74FF9240222 +:1021D800A4B22418A4B2FEF727F9200070BDC046A7 +:1021E8000054004003B47146490840004900095EA4 +:1021F80049008E4403BC7047002243088B4274D3C5 +:1022080003098B425FD3030A8B4244D3030B8B42EF +:1022180028D3030C8B420DD3FF22090212BA030CF8 +:102228008B4202D31212090265D0030B8B4219D3D9 +:1022380000E0090AC30B8B4201D3CB03C01A5241F9 +:10224800830B8B4201D38B03C01A5241430B8B4241 +:1022580001D34B03C01A5241030B8B4201D30B032A +:10226800C01A5241C30A8B4201D3CB02C01A524151 +:10227800830A8B4201D38B02C01A5241430A8B4214 +:1022880001D34B02C01A5241030A8B4201D30B02FD +:10229800C01A5241CDD2C3098B4201D3CB01C01A17 +:1022A800524183098B4201D38B01C01A5241430921 +:1022B8008B4201D34B01C01A524103098B4201D30F +:1022C8000B01C01A5241C3088B4201D3CB00C01A7C +:1022D800524183088B4201D38B00C01A52414308F4 +:1022E8008B4201D34B00C01A5241411A00D2014619 +:1022F800524110467047FFE701B5002000F0F0F8A2 +:1023080002BDC0460029F7D076E7704703460B4365 +:102318007FD4002243088B4274D303098B425FD3D6 +:10232800030A8B4244D3030B8B4228D3030C8B4202 +:102338000DD3FF22090212BA030C8B4202D31212E8 +:10234800090265D0030B8B4219D300E0090AC30BBD +:102358008B4201D3CB03C01A5241830B8B4201D36A +:102368008B03C01A5241430B8B4201D34B03C01A53 +:102378005241030B8B4201D30B03C01A5241C30ACB +:102388008B4201D3CB02C01A5241830A8B4201D33C +:102398008B02C01A5241430A8B4201D34B02C01A26 +:1023A8005241030A8B4201D30B02C01A5241CDD2CB +:1023B800C3098B4201D3CB01C01A524183098B4216 +:1023C80001D38B01C01A524143098B4201D34B01FF +:1023D800C01A524103098B4201D30B01C01A524162 +:1023E800C3088B4201D3CB00C01A524183088B42E9 +:1023F80001D38B00C01A524143088B4201D34B00D2 +:10240800C01A5241411A00D2014652411046704743 +:102418005DE0CA0F00D04942031000D34042534048 +:1024280000229C4603098B422DD3030A8B4212D308 +:10243800FC22890112BA030A8B420CD3890192113A +:102448008B4208D3890192118B4204D389013AD077 +:10245800921100E08909C3098B4201D3CB01C01A4C +:10246800524183098B4201D38B01C01A524143095F +:102478008B4201D34B01C01A524103098B4201D34D +:102488000B01C01A5241C3088B4201D3CB00C01ABA +:10249800524183088B4201D38B00C01A5241D9D2D2 +:1024A80043088B4201D34B00C01A5241411A00D253 +:1024B8000146634652415B10104601D34042002B4F +:1024C80000D54942704763465B1000D3404201B5CE +:1024D800002000F005F802BD0029F8D016E7704783 +:1024E8007047C0468446081C6146FFE71FB500F0E8 +:1024F8006DFB002801D40021C8421FBD10B500F0B3 +:10250800EFFA4042013010BD10B500F05FFB002823 +:1025180001DB002010BD012010BDC04610B500F041 +:1025280055FB002801DD002010BD012010BDC0466C +:1025380010B500F0FDFA002801DC002010BD0120D4 +:1025480010BDC04610B500F0F3FA002801DA0020EB +:1025580010BD012010BDC0469E2110B5C905041C40 +:10256800FFF7F0FF002803D1201C00F075FE10BD16 +:102578009E21201CC90500F0ABFC00F06DFE8023F5 +:102588001B069C466044F2E7F8B54746CE46430230 +:102598005B0A4400C20F9C464800DD004B02240E33 +:1025A8005B0A000E80B5984626009146C90FDB00ED +:1025B800271A8A4229D0002F15DD00284AD1002B7E +:1025C80000D095E0ED08FF2C00D188E06B025B0A93 +:1025D800E6B25B02F605580A3043D20710430CBC3A +:1025E80090469946F8BD002F00D087E0601CC0B225 +:1025F800012800DCB6E0EE1A720100D5C5E0002E15 +:102608003DD1002200260023E3E7002F00DC96E0FE +:1026180000285DD0FF2C60D08022D20413431B2FEA +:1026280000DDECE02022D21B18009340F8405A1E2F +:1026380093410343ED186B017BD50134FF2C00D186 +:10264800B7E0012207262A406B089A4D1D40154322 +:102658002E4029E0FF2CB5D08022D20413431B2F33 +:1026680000DDB2E02022D21B19009340F9405A1E27 +:1026780093410B43ED1A6B015BD5AD01AE093000F8 +:1026880001F0DCF905388640844265DC041B330020 +:1026980020200134E340041BA640751EAE4133439D +:1026A80007261D0000241E4001224B461A40002E1A +:1026B80004D00F232B40042B00D004356B0100D429 +:1026C80080E70134E6B2FF2C2FD1FF26002380E7F4 +:1026D800002B52D1FF2C00D074E70A00ED08002D22 +:1026E800F3D08023DB032B435B025B0AFF2670E7F2 +:1026F800013F002FBED0FF2CB1D163E7002C47D09B +:10270800FF2869D08024E4047A4225431B2A00DD8F +:10271800C5E02C002026D440B21A95406A1E954187 +:1027280025435D1B04008946A5E7AB015B0A50E71A +:10273800002401224B461A406B07BAD142E7002F0A +:102748003BD10134E0B201284ADDFF2CBDD0072679 +:10275800ED186D082E40A7E70723574D241A35407A +:102768001E40A1E7002C1BD1002D6ED1002B00D1FB +:102778009AE00A001D003C0024E7013F002F00D129 +:1027880058E7FF2C00D04AE7A7E75E1B894676E7A3 +:10279800002D1CD10A00FF281FD004001D0011E7DE +:1027A800002D5DD1002B17D180230022DB03FF26EB +:1027B8000FE70A00FF2600230BE7002C21D1002D8C +:1027C80066D1FF28E9D11D0087E7012352E77A1C6B +:1027D800A7D0FA43FF2899D10A001D00FF24F1E68B +:1027E800002E21D1002D4FD0002B4CD0ED186B01BD +:1027F8009ED5314B07362E4001241D4054E7012356 +:1028080018E7FF28DFD08024E4047F4225431B2FEC +:102818004DDC2026F61B2C00B540FC406A1E954175 +:102828002543ED18040006E7002DCCD0002B00D17D +:1028380053E780216046C903084203D04046084256 +:1028480000D11D000121114047E7002B00D1B9E656 +:10285800EA1A500125D507265D1B2E40894623E735 +:10286800FF24002B00D1ADE680226046D20310423F +:1028780004D04046104201D11D00894601224B4632 +:10288800FF241A409EE62B00DD080A0000249DE67E +:102898007A1CC6D0FF43FF28B9D11D001DE70125CA +:1028A8003FE7151E00D044E70022002391E60125EA +:1028B800B7E7C046FFFFFF7DFFFFFFFBF8B55746B0 +:1028C8004E464546DE464402E0B546008846640A60 +:1028D800360EC70F002E63D0FF2E24D08023E400CD +:1028E800DB041C43002399469B467F3E43464246F1 +:1028F8005D02D20F5B006D0A1B0E9046924665D0B2 +:10290800FF2B55D080220021ED00D2047F3B1543D8 +:10291800F61A43464A467B400F2A00D98DE06D4897 +:10292800920082589746002C54D108239946063BBA +:10293800FF269B46DAE70025534602291BD00329C8 +:1029480000D1BFE0012928D030007F30002820DDE9 +:102958006A0704D00F222A40042A00D004352A012D +:1029680003D530005C4A80301540FE2803DCAC01FA +:10297800640AC2B201E0FF2200246402D205600AA0 +:10298800DB07104318433CBC90469946A246AB4629 +:10299800F8BD0122101A1B287CDD00220024ECE778 +:1029A800002C1DD104239946033B00269B469DE736 +:1029B800FF3E002D20D1022143464A467B400A4370 +:1029C8000F2AD8D84548920082589746002D19D129 +:1029D8000121F1E70C239946093BFF269B4685E731 +:1029E800200001F02BF87626431F9C4000237642F6 +:1029F800361A99469B4679E74A4603231A43914675 +:102A0800032186E7280001F019F8431F36189D4076 +:102A1800763600217DE780240023E403FF22ACE71B +:102A280000258023DB031C4228D01D4226D12B43DE +:102A38005C02640A4346FF229FE762016C01A242DE +:102A480024D21B210025013E012710006D005200F1 +:102A5800002801DB944201D8121B3D4301390029AB +:102A6800F3D11400621E944125436DE7BA465946D6 +:102A780025005346022900D061E77CE78023DB0369 +:102A88001C436402640A3B00FF2276E7121B1A21EA +:102A98000125D9E79E362A00B5402C00C240651EA4 +:102AA800AC411443620704D00F222240042A00D00C +:102AB8000434620103D4A401640A00225DE7012200 +:102AC80000245AE78024E4032C436402640AFF22AA +:102AD80053E7C046C03D0008FFFFFFF7003E00086F +:102AE80070B542004E024C0045026D0A120EC30F2B +:102AF800760A240EC90FFF2A0FD0FF2C11D001200F +:102B0800A24200D070BDB542FCD18B420DD0002A44 +:102B1800F8D12800451EA841F4E70120002DF1D185 +:102B2800EBE70120002EEDD1E9E70020EAE7C046F7 +:102B380070B54A004E02450244006D0A240EC30FC8 +:102B4800760A120EC90FFF2C15D0FF2A0ED0002CC2 +:102B580015D1002A01D1002E1CD0002D14D08B4293 +:102B680027D00220013B1840013870BD002EEED05E +:102B780002204042F9E7002DFAD1FF2A0ED0002AA0 +:102B88000ED1002EEDD00BE0012301399943080046 +:102B98000130EAE70020002DE7D0E2E7002EE7D178 +:102BA8008B42DED1944205DD0221581E08400138CF +:102BB800DBE70024A24204DCB542D2D80020B542AB +:102BC800D3D2581E012398430130CEE730B54200D6 +:102BD80044024D02C30F4800640A120E6D0A000E2B +:102BE800C90FFF2A12D0FF280CD0002A12D10028C2 +:102BF80019D1002D17D1002C2BD00220013B1840F1 +:102C0800013826E0002DF0D0022022E0002CFBD174 +:102C1800FF281FD000281FD1002D1DD10220013B05 +:102C28001840013815E0002C0ED08B42E5D1002267 +:102C3800904204DCAC42E0D80020AC4209D2581ED5 +:102C480001239843013004E0012301399943080026 +:102C5800013030BD002DD7D18B42CED18242E7DD85 +:102C68000221581E08400138F3E7C046F0B54E4629 +:102C780057464546DE46E0B543025B0A450083B049 +:102C88000F1C99462D0EC60F002D57D0FF2D24D0AE +:102C98008020DB00C0041843002381469A469B46E7 +:102CA8007F3D7C027A00FB0F640A120E984623D0FF +:102CB800FF2A4BD0E30080240020E4047F3A1C4321 +:102CC800AD186B1C47460193534677403A000F2BCB +:102CD80048D87D499B00CB589F46002B00D085E003 +:102CE80008339A46063B9B467C027A00FB0FFF2579 +:102CF800640A120E9846DBD1002C00D090E05246B0 +:102D080001231A4392460120DBE74C465846170038 +:102D1800022824D0032800D1CFE000220023012874 +:102D28004DD15802D205400AFF071043384303B07B +:102D38003CBC90469946A246AB46F0BD002B5BD101 +:102D480004239A46033B00259B46AAE7FF35002C3F +:102D580060D1524602231A4392460220B1E7FF226D +:102D68000023DEE74B461B0C9C464B462604360CDC +:102D7800180461463300220C6446000C43434E435A +:102D88005043544380191A0C1218964203D98021D3 +:102D980049028C4664441B041B0C1004C0188301B0 +:102DA8005E1EB341800E1843130C1B199B0103438D +:102DB8001C00230179D5012362081C401443019AA1 +:102DC8007F32002A4DDD630704D00F232340042BF4 +:102DD80000D00434230103D53C4B019A1C408032B7 +:102DE800FE2ABCDCA3015B0AD2B29AE70C239A46FE +:102DF800093BFF259B4654E7180000F01FFE4A4692 +:102E0800431F76259A4000236D4291462D1A9A4613 +:102E18009B4646E7524603231A439246032050E74F +:102E2800200000F00BFE431F2D1A9C40763D002029 +:102E380047E780230027DB03FF2272E7424666E765 +:102E48004C463200584662E780234A46DB031A4262 +:102E580022D01C4220D123435B025B0A4746FF2253 +:102E68005FE701239A1A1B2A21DC23000199D3402A +:102E78009E318C401A0023005C1EA34113435A075D +:102E880004D00F221A40042A00D004335A0111D466 +:102E98009B015B0A002244E780234A46DB03134375 +:102EA8005B025B0A3700FF223BE7019587E70022B8 +:102EB800002336E70122002333E78023DB03234383 +:102EC8005B025B0AFF222CE7403E0008FFFFFFF78A +:102ED800F8B54746CE464400C20F80B547024802BF +:102EE800400A8446664648007F0A240EF6002500FC +:102EF8009046FB00000EC90FB146FF2800D185E0BF +:102F080001267140261A914257D0002E43DD002831 +:102F180000D07FE04946002900D1AAE0013E002EFA +:102F280000D0F7E05B1A5A0100D48BE09B019C09A2 +:102F3800200000F083FD05388440854200DDD3E0A1 +:102F4800451B230020200135EB40451BAC40621E89 +:102F580094412343072400251C40012241460A408E +:102F6800002C04D00F211940042900D00433590142 +:102F780000D480E00135ECB2FF2D00D0A3E0FF249F +:102F880000235B02E405580AD207204310430CBC17 +:102F980090469946F8BD002E74D1601CC0B2012835 +:102FA80000DCA7E04A469C1A620100D5B6E0002C76 +:102FB800BED1002200240023E3E7002E00DC85E0D8 +:102FC800002846D0FF2C49D080224846D20410431E +:102FD800814601221B2E09DC20204C46801B8440A0 +:102FE8004A462000F240441EA04102439B185A0161 +:102FF80028D50135FF2D00D1A8E0012207249449E6 +:103008001A405B080B4013431C40A6E7002E00D073 +:1030180078E775E7FF2C54D080224946D204114343 +:10302800894601221B2E09DC20214846891B88403D +:103038004A460100F240481E81410A439B1A5A0140 +:1030480000D573E7012241460A40590700D089E7B5 +:1030580011E04846002858D1FF2C0CD1DB08002B82 +:1030680000D18CE78020C00303435B025B0AFF2486 +:1030780087E7FF2C25D0DB08FF2DF0D05B025B0A29 +:10308800ECB27EE7002C4DD0FF2818D08024E40451 +:10309800724223431B2A00DDC4E01C002025D440D3 +:1030A800AA1A93405A1E934123434A460500D31A4D +:1030B800884638E7721CF8D0F243FF28EAD10A00A4 +:1030C8004B46FF25D7E79B015B0A5AE7002E41D103 +:1030D800651CE9B2012945DDFF2D00D14FE7072422 +:1030E8004B445B081C4038E707225A4B2D1A2340F3 +:1030F800144032E7002C1DD1002B7AD14B46002B0F +:1031080000D191E00A000025B5E7013E002E19D153 +:103118004B446CE7FF2C84D1FF25ACE74A46884630 +:10312800D41A05E7002BC5D10A00FF28C8D005002E +:103138004B46A0E7002B49D14B46002B77D00A001D +:10314800FF2598E7FF2C00D043E787E70A00FF2414 +:10315800002316E7002C15D1002B57D1FF28E6D104 +:103168004B467BE7002C20D1002B57D0494600293D +:1031780053D04B445A0168D50724364A1C400125D0 +:103188001340EAE6FF28EBD08022D20476421343AC +:103198001B2E53DC2025AD1B1A00AB40F2405C1EF1 +:1031A800A34113434B44050021E7002BD8D04946DF +:1031B800002900D152E78021C9030F4200D14DE711 +:1031C8006046084200D049E74B4647E74846FF2596 +:1031D800002800D14FE78022D203174204D060466E +:1031E800104201D14B46884601224146FF250A403C +:1031F80041E7484600281FD01A1A500120D54A46F0 +:103208000724D31A1C4088460025A6E6741CC9D09A +:10321800F643FF28BCD14B4620E799464B4600258C +:10322800DB082BE7012340E700220023A9E68023DF +:103238000022DB03FF24A4E600251CE70123B1E7F5 +:10324800002AF1D013000025FCE60025FAE6C04666 +:10325800FFFFFF7DFFFFFFFB41024200C30F490A4A +:10326800120E00207E2A0DD99D2A0CD88020000439 +:103278000143952A0ADC9620821AD1404842002B45 +:1032880000D108007047034A9818FBE7963A914026 +:10329800F4E7C046FFFFFF7F70B500283DD0C31795 +:1032A800C5185D40C40F280000F0C8FB9E22121A02 +:1032B800962A07DCD2B2082833DD08388540680230 +:1032C800400A23E0992A0BDD052329001B1AD9405F +:1032D80003001B339D402B005D1EAB4119430D00BD +:1032E800052801DD431F9D402B000F490B406E0749 +:1032F80009D00F263540042D05D004335D0102D5D1 +:103308009F220B40121A9B01580AD2B24002D205E2 +:10331800400AE4071043204370BD00240022002027 +:10332800F4E76802400AF1E7FFFFFFFB70B5041EEF +:1033380034D000F083FB9E22121A962A07DCD2B200 +:1033480008282EDD083884406002400A21E0992AC6 +:1033580009DD030021001B3399404B1E99410523C9 +:103368001B1ADC400C43052801DD431F9C40230049 +:103378000D490B40650709D00F252C40042C05D0BA +:1033880004335C0102D59F220B40121A9B01580A94 +:10339800D2B24002D205400A104370BD002200207C +:1033A800F7E76002400AF4E7FFFFFFFBF0B5574676 +:1033B800DE464E464546E0B5834606000F03480004 +:1033C80087B092461D003F0B400DCC0F002800D15E +:1033D8006FE0DE4B984238D08023FF001B041F4368 +:1033E800730F3B430193DA4B0027994600239B4612 +:1033F800F60081442B0369001B0B52469846490D81 +:10340800ED0F002900D185E0D04B994200D173E03F +:103418004346DA0080231B0413435246CC48520F1C +:1034280084461343524600206144D2008944210057 +:10343800694000918C46012149448A460F2F00D9E2 +:1034480090E0C449BF00CF59BF465B463B43019358 +:1034580000D06AE102230827002681469B46C9E777 +:1034680032005846019B61460091022800D175E060 +:10347800032800D1FEE1012800D02CE10023002719 +:10348800002600253F032A0D3F0BB34812053A4397 +:1034980002401B051343009A5B00D1075B080B43EE +:1034A8003000190007B03CBC90469946A246AB468E +:1034B800F0BD5B463B43019300D12FE1002F00D1C3 +:1034C800A5E1380000F0BAFA03000B3B1C2B00DD25 +:1034D80096E11D22D31A5A460100DA405E460839A1 +:1034E8008F4013008E403B4301939C4B00271B1ACF +:1034F800994600239B467DE7414653460B43934933 +:103508008C46E144002B00D01AE102220220174326 +:1035180000228CE7134300D10DE14346002B00D174 +:1035280081E1404600F08AFA02000B3A1C2A00DDCD +:1035380072E10100434608398B4098461D239A1AC8 +:103548005346D3401A004346134352468A404946DD +:10355800081A824989468144002068E77B4B002786 +:1035680000268EE7140C1204120C1100370C3604D6 +:10357800350C794328008C462E006043604483460E +:1035880056432100300C8046584679434044029106 +:10359800844506D98846802149028C46E044414644 +:1035A80002913604010C360C00048B4681191E0C5E +:1035B8001B041B0C0391190079438C4628007543A2 +:1035C8006544A8465843050C45447743A94203D9A6 +:1035D800802149028C466744290C8C463900000436 +:1035E800000C2D042D186144AB44059159460491F3 +:1035F80001990F043F0C080C39005143424390468F +:1036080002008C46090C8B4662437C4344445C446C +:10361800A04503D98021490288464244210C8846A6 +:1036280061460904090C8C463900594343437043E9 +:103638007E430F0CF6182404BE19644442448C4699 +:10364800B34203D980235B0298464044029B6146FB +:103658009846049B370443449B46AB45AD416B42B7 +:103668000D0405992D0C8C467F196744FD18A84652 +:103678005D462D19A542A44193466442A446C3441D +:10368800DC448F42BF4198459B4193459241A445F4 +:10369800A4415B427F421F43360C52426442BF1929 +:1036A8002243BF18624638184302D20D03991343C8 +:1036B8006A020A43501E82416146ED0D2A434E02BA +:1036C8003243D90100D4B3E0012650083240024306 +:1036D800DE0732435B08224C5444002C62DD51075C +:1036E80009D00F201040042805D0101D90429241A7 +:1036F80052429B180200D90104D580241948E400DD +:10370800034054441848844200DD27E75E075B0203 +:10371800D2081F0B630516435B0DB2E600239946DA +:103728000133042700269B4664E60323019781465C +:103738000C279B465EE6012201201743002276E60D +:10374800032303201F43434671E6C046FF070000DA +:1037580001FCFFFF803E0008FFFF0F800DFCFFFF0C +:10376800FF030000FFFFFFFEFE0700000023802785 +:1037780000933F030026434B83E6019B3200A44697 +:10378800584670E6AC466EE6802701993F033942F9 +:103798002DD03B422BD11F433F033F0B0095160012 +:1037A800384B6EE601252D1B382D00DD66E61F2DF2 +:1037B80040DC35481C005044160082408440EE40EE +:1037C800501E824134431443EB40620709D00F2254 +:1037D8002240042A05D02200141D94428041404210 +:1037E8001B181A023ED501230027002649E6802728 +:1037F800019B3F031F433F033F0B0094214B40E6CF +:1038080003005A46283B9A40002601926DE6584626 +:1038180000F014F9203057E603005246283B9A403E +:103828001300002293E6504600F008F920307BE6AA +:10383800CA4650E71F201E004042041BE640202DC8 +:1038480003D0124C5444A3401A43501E82413243C1 +:1038580007260027164009D00F2000231040140027 +:103868000428B9D122005E075B021F0BD208164359 +:10387800002306E680273F031F433F033F0B160044 +:10388800004BFEE5FF0700001E0400003E04000098 +:103898004100090E4B1C70B5DBB24602750AC40F15 +:1038A800012B14DDE0239B006D07360BCB1800219C +:1038B8000A0D280012051C4D32435B052A405B089F +:1038C80013435B00E4075B082343190070BD00291C +:1038D80014D1002D1ED0280000F0B0F80A281CDCF6 +:1038E8000B232A001B1ADA40030015339D400F4BA7 +:1038F80012031B1A5B05160B5B0DD8E7002D06D0CB +:10390800320B802636036D071643094BCFE7084B69 +:103918000026CCE700230026C9E703002A000B3B5A +:103928009A400025E3E7C046FFFF0F8089030000A7 +:10393800FF070000F0B54C00640D0B03621C5B0A26 +:10394800460F5205C90F1E43C500520D012A29DD35 +:10395800374BE718FE2F1CDC002F3BDD8001431E90 +:1039680098410722F3006D0F03432B431A40002AA6 +:1039780004D00F221A40042A00D004338022D20433 +:103988001A4024D00137FAB2FF2F02D09B01580AFF +:1039980001E0FF2200204002D205400AC907104377 +:1039A8000843F0BD3543002C04D1002D0AD1002274 +:1039B8000020F0E7002DECD08020C0033043FF2228 +:1039C800E9E7002400235B02580AE2B2E3E7DB08D8 +:1039D8003C00F8E73B001733F3DB80231B04334339 +:1039E8001E26F61B1F2E14DD02225242D71B1A0078 +:1039F800FA401700202E04D00E4A94466444A3408F +:103A08001D432B005D1EAB4107223B431A40002794 +:103A1800ADE7094A2800A218954093406C1EA541BD +:103A2800F04007222B4303431A4000279FE7C04674 +:103A380080FCFFFFA2FCFFFF82FCFFFF1C2101238B +:103A48001B04984201D3000C10391B0A984201D379 +:103A5800000A08391B09984201D30009043902A257 +:103A6800105C40187047C0460403020201010101BE +:103A78000000000000000000F0B5830746D0541E87 +:103A8800002A42D0CEB20200032502E01A00013C0F +:103A98003BD3531C16702B42F8D1032C2DD9FF228F +:103AA8000A40150215432A0415430F2C16D927007E +:103AB800103F3F093E01B4461E001A001036664406 +:103AC800156055609560D5601032B242F8D10F226A +:103AD80001373F01DB191440032C0ED9261FB60805 +:103AE800B700BC461A001F1D674420C2BA42FCD169 +:103AF80003220136B6009B191440002C05D0C9B228 +:103B08001C19197001339C42FBD1F0BD140003004D +:103B1800C3E7C046000000000000005F0000000787 +:103B2800000700147F147F14242A7F2A1223130805 +:103B3800646236495620500008070300001C2241E1 +:103B4800000041221C002A1C7F1C2A08083E080885 +:103B58000080703000080808080800006060002035 +:103B6800100804023E5149453E00427F4000724918 +:103B78004949462141494D331814127F10274545BC +:103B880045393C4A494931412111090736494949D2 +:103B980036464949291E0000140000004034000040 +:103BA80000081422411414141414004122140802A9 +:103BB800015909063E415D594E7C1211127C7F491C +:103BC8004949363E414141227F4141413E7F494971 +:103BD80049417F090909013E414151737F0808089D +:103BE8007F00417F41002040413F017F081422416E +:103BF8007F404040407F021C027F7F0408107F3EC8 +:103C08004141413E7F090909063E4151215E7F0934 +:103C1800192946264949493203017F01033F40409B +:103C2800403F1F2040201F3F4038403F6314081486 +:103C38006303047804036159494D43007F414141BE +:103C48000204081020004141417F0402010204409F +:103C580040404040000307080020545478407F2823 +:103C68004444383844444428384444287F38545419 +:103C7800541800087E090218A4A49C787F0804043C +:103C88007800447D40002040403D007F10284400DB +:103C980000417F40007C047804787C08040478386C +:103CA80044444438FC1824241818242418FC7C089C +:103CB800040408485454542404043F44243C404019 +:103CC800207C1C2040201C3C4030403C44281028CC +:103CD800444C9090907C4464544C44000836410015 +:103CE8000000770000004136080002010204023C8F +:103CF8002623263C1EA1A161125C6202625C181494 +:103D080008140C0609090906456C656374726F6E20 +:103D18006963204C6F6164206279204842394556B6 +:103D28004900546F67676C65204F4E2F4F464620F9 +:103D38002020202000536574205374657020576933 +:103D48006474682020202000536574204375746FC4 +:103D5800666620566F6C746167650052657365749A +:103D680020436F756E746572732020202000537491 +:103D78006F726520506172616D6574657273202081 +:103D88000043616C6962726174696F6E2020202043 +:103D980020202000576820004168003A002E00418A +:103DA8000052756E6E696E67005374616E64627955 +:103DB8000043005600570000422A00087E290008E8 +:103DC800A229000840290008A22900081E2A000884 +:103DD800A2290008402900087E2900087E29000839 +:103DE8001E2A000840290008742A0008742A0008BE +:103DF800742A00082A2A00087E2900087E2900085B +:103E0800A22900083E290008A22900081E2A000845 +:103E1800A22900083E2900087E2900087E290008FA +:103E28001E2A00083E290008742A0008742A00087F +:103E3800742A0008282A00086C2D0008162D00088E +:103E4800162D0008442E0008122D0008122D000817 +:103E58003A2E0008442E0008122D00083A2E0008B9 +:103E6800122D0008442E0008482E0008482E00088D +:103E7800482E0008502E00086C3500086E340008E3 +:103E88006E3400088C37000868340008683400086D +:103E9800743700088C370008683400087437000845 +:103EA800683400088C370008823700088237000819 +:083EB800823700089037000872 +:103EC00024000020000000000000000000000000AE +:103ED0000102030406070809006CDC02F00040013F +:043EE0000102FFFFDD +:04000005080000C52A +:00000001FF diff --git a/Release/arm-electronicload.map b/Release/arm-electronicload.map new file mode 100644 index 0000000..962a321 --- /dev/null +++ b/Release/arm-electronicload.map @@ -0,0 +1,1578 @@ +Archive member included to satisfy reference by file (symbol) + +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_shi.o) + ./src/main.o (__gnu_thumb1_case_shi) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_udivsi3.o) + ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o (__aeabi_uidiv) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_divsi3.o) + ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o (__aeabi_idiv) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_dvmd_tls.o) + /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_udivsi3.o) (__aeabi_idiv0) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_arm_cmpsf2.o) + ./src/main.o (__aeabi_fcmpge) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) + ./src/main.o (__aeabi_f2uiz) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) + ./src/main.o (__aeabi_fadd) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + ./src/main.o (__aeabi_fdiv) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(eqsf2.o) + /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_arm_cmpsf2.o) (__eqsf2) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(gesf2.o) + /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_arm_cmpsf2.o) (__gesf2) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(lesf2.o) + /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_arm_cmpsf2.o) (__lesf2) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + ./src/main.o (__aeabi_fmul) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(subsf3.o) + /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) (__aeabi_fsub) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(fixsfsi.o) + /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) (__aeabi_f2iz) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatsisf.o) + ./src/main.o (__aeabi_i2f) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatunsisf.o) + ./src/main.o (__aeabi_ui2f) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(muldf3.o) + ./src/main.o (__aeabi_dmul) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(extendsfdf2.o) + ./src/main.o (__aeabi_f2d) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(truncdfsf2.o) + ./src/main.o (__aeabi_d2f) +/usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_clzsi2.o) + /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) (__clzsi2) +/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-errno.o) + ./system/src/newlib/_sbrk.o (__errno) +/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-impure.o) + /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-errno.o) (_impure_ptr) +/usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-memset.o) + ./src/main.o (memset) + +Allocating common symbols +Common symbol size file + +timer_delayCount 0x4 ./src/delay.o +textbgcolour 0x2 ./src/ili9341gfx.o +errno 0x4 ./system/src/newlib/_syscalls.o +cursor_y 0x2 ./src/ili9341gfx.o +iactualx 0x2 ./src/ili9341gfx.o +iactualy 0x2 ./src/ili9341gfx.o +vactualx 0x2 ./src/ili9341gfx.o +isetx 0x2 ./src/ili9341gfx.o +vsety 0x2 ./src/ili9341gfx.o +I2C_InitStructure 0x1c ./src/main.o +vsetx 0x2 ./src/ili9341gfx.o +vactualy 0x2 ./src/ili9341gfx.o +GPIO_InitStructure 0x8 ./src/main.o +enc_delta 0x1 ./src/main.o +textcolour 0x2 ./src/ili9341gfx.o +cursor_x 0x2 ./src/ili9341gfx.o +textsize 0x1 ./src/ili9341gfx.o +isety 0x2 ./src/ili9341gfx.o + +Discarded input sections + + .text 0x0000000000000000 0x0 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .data 0x0000000000000000 0x0 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .bss 0x0000000000000000 0x0 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_DeInit + 0x0000000000000000 0xac ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_Init + 0x0000000000000000 0x7a ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_StructInit + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_PinLockConfig + 0x0000000000000000 0x24 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_ReadInputDataBit + 0x0000000000000000 0xc ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_ReadInputData + 0x0000000000000000 0x6 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_ReadOutputDataBit + 0x0000000000000000 0xc ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_ReadOutputData + 0x0000000000000000 0x6 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_SetBits + 0x0000000000000000 0x4 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_ResetBits + 0x0000000000000000 0x4 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_WriteBit + 0x0000000000000000 0xc ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_Write + 0x0000000000000000 0x4 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_PinAFConfig + 0x0000000000000000 0x22 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .debug_info 0x0000000000000000 0x688 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .debug_abbrev 0x0000000000000000 0x1f1 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .debug_loc 0x0000000000000000 0x334 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .debug_aranges + 0x0000000000000000 0x80 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .debug_ranges 0x0000000000000000 0x70 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .debug_line 0x0000000000000000 0x265 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .debug_str 0x0000000000000000 0x50a ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .comment 0x0000000000000000 0x58 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .debug_frame 0x0000000000000000 0x108 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .ARM.attributes + 0x0000000000000000 0x31 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text 0x0000000000000000 0x0 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .data 0x0000000000000000 0x0 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .bss 0x0000000000000000 0x0 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_DeInit + 0x0000000000000000 0x60 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_HSEConfig + 0x0000000000000000 0x10 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_AdjustHSICalibrationValue + 0x0000000000000000 0x14 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_HSICmd + 0x0000000000000000 0x1c ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_AdjustHSI14CalibrationValue + 0x0000000000000000 0x14 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_HSI14Cmd + 0x0000000000000000 0x1c ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_HSI14ADCRequestCmd + 0x0000000000000000 0x1c ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_LSEConfig + 0x0000000000000000 0x20 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_LSEDriveConfig + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_LSICmd + 0x0000000000000000 0x1c ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_PLLConfig + 0x0000000000000000 0x20 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_PLLCmd + 0x0000000000000000 0x24 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_HSI48Cmd + 0x0000000000000000 0x24 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_PREDIV1Config + 0x0000000000000000 0x14 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_ClockSecuritySystemCmd + 0x0000000000000000 0x24 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_MCOConfig + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_SYSCLKConfig + 0x0000000000000000 0x14 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_GetSYSCLKSource + 0x0000000000000000 0x10 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_HCLKConfig + 0x0000000000000000 0x14 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_PCLKConfig + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_ADCCLKConfig + 0x0000000000000000 0x30 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_CECCLKConfig + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_I2CCLKConfig + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_USARTCLKConfig + 0x0000000000000000 0x38 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_USBCLKConfig + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_GetClocksFreq + 0x0000000000000000 0x174 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_RTCCLKConfig + 0x0000000000000000 0x10 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_RTCCLKCmd + 0x0000000000000000 0x24 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_BackupResetCmd + 0x0000000000000000 0x24 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_AHBPeriphClockCmd + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_APB2PeriphClockCmd + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_APB1PeriphClockCmd + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_AHBPeriphResetCmd + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_APB2PeriphResetCmd + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_APB1PeriphResetCmd + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_ITConfig + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_GetFlagStatus + 0x0000000000000000 0x2c ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_WaitForHSEStartUp + 0x0000000000000000 0x2e ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_ClearFlag + 0x0000000000000000 0x14 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_GetITStatus + 0x0000000000000000 0x14 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_ClearITPendingBit + 0x0000000000000000 0xc ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .data.APBAHBPrescTable + 0x0000000000000000 0x10 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .debug_info 0x0000000000000000 0xa86 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .debug_abbrev 0x0000000000000000 0x245 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .debug_loc 0x0000000000000000 0x903 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .debug_aranges + 0x0000000000000000 0x160 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .debug_ranges 0x0000000000000000 0x150 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .debug_line 0x0000000000000000 0x570 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .debug_str 0x0000000000000000 0x807 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .comment 0x0000000000000000 0x58 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .debug_frame 0x0000000000000000 0x2c4 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .ARM.attributes + 0x0000000000000000 0x31 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text 0x0000000000000000 0x0 ./system/src/newlib/_cxx.o + .data 0x0000000000000000 0x0 ./system/src/newlib/_cxx.o + .bss 0x0000000000000000 0x0 ./system/src/newlib/_cxx.o + .text._ZN9__gnu_cxx27__verbose_terminate_handlerEv + 0x0000000000000000 0x6 ./system/src/newlib/_cxx.o + .text.__cxa_pure_virtual + 0x0000000000000000 0x6 ./system/src/newlib/_cxx.o + .debug_info 0x0000000000000000 0xf84 ./system/src/newlib/_cxx.o + .debug_abbrev 0x0000000000000000 0x2f9 ./system/src/newlib/_cxx.o + .debug_aranges + 0x0000000000000000 0x20 ./system/src/newlib/_cxx.o + .debug_ranges 0x0000000000000000 0x10 ./system/src/newlib/_cxx.o + .debug_line 0x0000000000000000 0x1bc ./system/src/newlib/_cxx.o + .debug_str 0x0000000000000000 0x82e ./system/src/newlib/_cxx.o + .comment 0x0000000000000000 0x58 ./system/src/newlib/_cxx.o + .debug_frame 0x0000000000000000 0x40 ./system/src/newlib/_cxx.o + .ARM.attributes + 0x0000000000000000 0x31 ./system/src/newlib/_cxx.o + .text 0x0000000000000000 0x0 ./system/src/newlib/_exit.o + .data 0x0000000000000000 0x0 ./system/src/newlib/_exit.o + .bss 0x0000000000000000 0x0 ./system/src/newlib/_exit.o + .text.abort 0x0000000000000000 0x8 ./system/src/newlib/_exit.o + .text 0x0000000000000000 0x0 ./system/src/newlib/_sbrk.o + .data 0x0000000000000000 0x0 ./system/src/newlib/_sbrk.o + .bss 0x0000000000000000 0x0 ./system/src/newlib/_sbrk.o + .text._sbrk 0x0000000000000000 0x40 ./system/src/newlib/_sbrk.o + .bss.current_heap_end.3942 + 0x0000000000000000 0x4 ./system/src/newlib/_sbrk.o + .debug_info 0x0000000000000000 0x933 ./system/src/newlib/_sbrk.o + .debug_abbrev 0x0000000000000000 0x1f9 ./system/src/newlib/_sbrk.o + .debug_loc 0x0000000000000000 0x5f ./system/src/newlib/_sbrk.o + .debug_aranges + 0x0000000000000000 0x20 ./system/src/newlib/_sbrk.o + .debug_ranges 0x0000000000000000 0x10 ./system/src/newlib/_sbrk.o + .debug_line 0x0000000000000000 0xe9 ./system/src/newlib/_sbrk.o + .debug_str 0x0000000000000000 0x61a ./system/src/newlib/_sbrk.o + .comment 0x0000000000000000 0x58 ./system/src/newlib/_sbrk.o + .debug_frame 0x0000000000000000 0x28 ./system/src/newlib/_sbrk.o + .ARM.attributes + 0x0000000000000000 0x31 ./system/src/newlib/_sbrk.o + .text 0x0000000000000000 0x0 ./system/src/newlib/_startup.o + .data 0x0000000000000000 0x0 ./system/src/newlib/_startup.o + .bss 0x0000000000000000 0x0 ./system/src/newlib/_startup.o + .text.__initialize_data + 0x0000000000000000 0xc ./system/src/newlib/_startup.o + .text.__initialize_bss + 0x0000000000000000 0xc ./system/src/newlib/_startup.o + .text.__run_init_array + 0x0000000000000000 0x44 ./system/src/newlib/_startup.o + .text.__run_fini_array + 0x0000000000000000 0x24 ./system/src/newlib/_startup.o + .text 0x0000000000000000 0x0 ./system/src/newlib/_syscalls.o + .data 0x0000000000000000 0x0 ./system/src/newlib/_syscalls.o + .bss 0x0000000000000000 0x0 ./system/src/newlib/_syscalls.o + .text.raise 0x0000000000000000 0x10 ./system/src/newlib/_syscalls.o + .text.kill 0x0000000000000000 0x10 ./system/src/newlib/_syscalls.o + .bss.__dso_handle + 0x0000000000000000 0x4 ./system/src/newlib/_syscalls.o + COMMON 0x0000000000000000 0x4 ./system/src/newlib/_syscalls.o + .text 0x0000000000000000 0x0 ./system/src/newlib/assert.o + .data 0x0000000000000000 0x0 ./system/src/newlib/assert.o + .bss 0x0000000000000000 0x0 ./system/src/newlib/assert.o + .text.__assert_func + 0x0000000000000000 0x6 ./system/src/newlib/assert.o + .debug_info 0x0000000000000000 0x960 ./system/src/newlib/assert.o + .debug_abbrev 0x0000000000000000 0x1fe ./system/src/newlib/assert.o + .debug_loc 0x0000000000000000 0x84 ./system/src/newlib/assert.o + .debug_aranges + 0x0000000000000000 0x20 ./system/src/newlib/assert.o + .debug_ranges 0x0000000000000000 0x10 ./system/src/newlib/assert.o + .debug_line 0x0000000000000000 0x116 ./system/src/newlib/assert.o + .debug_str 0x0000000000000000 0x623 ./system/src/newlib/assert.o + .comment 0x0000000000000000 0x58 ./system/src/newlib/assert.o + .debug_frame 0x0000000000000000 0x28 ./system/src/newlib/assert.o + .ARM.attributes + 0x0000000000000000 0x31 ./system/src/newlib/assert.o + .text 0x0000000000000000 0x0 ./system/src/diag/Trace.o + .data 0x0000000000000000 0x0 ./system/src/diag/Trace.o + .bss 0x0000000000000000 0x0 ./system/src/diag/Trace.o + .debug_line 0x0000000000000000 0x0 ./system/src/diag/Trace.o + .debug_str 0x0000000000000000 0x133 ./system/src/diag/Trace.o + .comment 0x0000000000000000 0x58 ./system/src/diag/Trace.o + .ARM.attributes + 0x0000000000000000 0x31 ./system/src/diag/Trace.o + .text 0x0000000000000000 0x0 ./system/src/diag/trace_impl.o + .data 0x0000000000000000 0x0 ./system/src/diag/trace_impl.o + .bss 0x0000000000000000 0x0 ./system/src/diag/trace_impl.o + .debug_line 0x0000000000000000 0x0 ./system/src/diag/trace_impl.o + .debug_str 0x0000000000000000 0x138 ./system/src/diag/trace_impl.o + .comment 0x0000000000000000 0x58 ./system/src/diag/trace_impl.o + .ARM.attributes + 0x0000000000000000 0x31 ./system/src/diag/trace_impl.o + .text 0x0000000000000000 0x0 ./system/src/cortexm/_initialize_hardware.o + .data 0x0000000000000000 0x0 ./system/src/cortexm/_initialize_hardware.o + .bss 0x0000000000000000 0x0 ./system/src/cortexm/_initialize_hardware.o + .text 0x0000000000000000 0x0 ./system/src/cortexm/_reset_hardware.o + .data 0x0000000000000000 0x0 ./system/src/cortexm/_reset_hardware.o + .bss 0x0000000000000000 0x0 ./system/src/cortexm/_reset_hardware.o + .text 0x0000000000000000 0x0 ./system/src/cortexm/exception_handlers.o + .data 0x0000000000000000 0x0 ./system/src/cortexm/exception_handlers.o + .bss 0x0000000000000000 0x0 ./system/src/cortexm/exception_handlers.o + .text 0x0000000000000000 0x0 ./system/src/cmsis/system_stm32f0xx.o + .data 0x0000000000000000 0x0 ./system/src/cmsis/system_stm32f0xx.o + .bss 0x0000000000000000 0x0 ./system/src/cmsis/system_stm32f0xx.o + .text 0x0000000000000000 0x0 ./system/src/cmsis/vectors_stm32f0xx.o + .data 0x0000000000000000 0x0 ./system/src/cmsis/vectors_stm32f0xx.o + .bss 0x0000000000000000 0x0 ./system/src/cmsis/vectors_stm32f0xx.o + .text 0x0000000000000000 0x0 ./src/BlinkLed.o + .data 0x0000000000000000 0x0 ./src/BlinkLed.o + .bss 0x0000000000000000 0x0 ./src/BlinkLed.o + .text.blink_led_init + 0x0000000000000000 0x3c ./src/BlinkLed.o + .debug_info 0x0000000000000000 0x339 ./src/BlinkLed.o + .debug_abbrev 0x0000000000000000 0x160 ./src/BlinkLed.o + .debug_aranges + 0x0000000000000000 0x20 ./src/BlinkLed.o + .debug_ranges 0x0000000000000000 0x10 ./src/BlinkLed.o + .debug_line 0x0000000000000000 0x133 ./src/BlinkLed.o + .debug_str 0x0000000000000000 0x3d9 ./src/BlinkLed.o + .comment 0x0000000000000000 0x58 ./src/BlinkLed.o + .debug_frame 0x0000000000000000 0x30 ./src/BlinkLed.o + .ARM.attributes + 0x0000000000000000 0x31 ./src/BlinkLed.o + .text 0x0000000000000000 0x0 ./src/_write.o + .data 0x0000000000000000 0x0 ./src/_write.o + .bss 0x0000000000000000 0x0 ./src/_write.o + .debug_line 0x0000000000000000 0x0 ./src/_write.o + .debug_str 0x0000000000000000 0x128 ./src/_write.o + .comment 0x0000000000000000 0x58 ./src/_write.o + .ARM.attributes + 0x0000000000000000 0x31 ./src/_write.o + .text 0x0000000000000000 0x0 ./src/delay.o + .data 0x0000000000000000 0x0 ./src/delay.o + .bss 0x0000000000000000 0x0 ./src/delay.o + .text 0x0000000000000000 0x0 ./src/i2c.o + .data 0x0000000000000000 0x0 ./src/i2c.o + .bss 0x0000000000000000 0x0 ./src/i2c.o + .text.i2c_status + 0x0000000000000000 0x48 ./src/i2c.o + .text.i2c_read_nack + 0x0000000000000000 0x14 ./src/i2c.o + .text 0x0000000000000000 0x0 ./src/ili9341.o + .data 0x0000000000000000 0x0 ./src/ili9341.o + .bss 0x0000000000000000 0x0 ./src/ili9341.o + .text.ili9341_spi_init + 0x0000000000000000 0xa ./src/ili9341.o + .text 0x0000000000000000 0x0 ./src/ili9341gfx.o + .data 0x0000000000000000 0x0 ./src/ili9341gfx.o + .bss 0x0000000000000000 0x0 ./src/ili9341gfx.o + .text.backuplocationvset + 0x0000000000000000 0x24 ./src/ili9341gfx.o + .text.backuplocationvactual + 0x0000000000000000 0x24 ./src/ili9341gfx.o + .text.backuplocationiset + 0x0000000000000000 0x24 ./src/ili9341gfx.o + .text.backuplocationiactual + 0x0000000000000000 0x24 ./src/ili9341gfx.o + .text 0x0000000000000000 0x0 ./src/main.o + .data 0x0000000000000000 0x0 ./src/main.o + .bss 0x0000000000000000 0x0 ./src/main.o + .text.mcp4728_write_dac + 0x0000000000000000 0x68 ./src/main.o + .text.mcp4728_general_update + 0x0000000000000000 0x2 ./src/main.o + .text.bcd_to_epphex + 0x0000000000000000 0x22 ./src/main.o + .bss.enc_event + 0x0000000000000000 0x1 ./src/main.o + .text 0x0000000000000000 0x0 ./src/mcp24aaxx.o + .data 0x0000000000000000 0x0 ./src/mcp24aaxx.o + .bss 0x0000000000000000 0x0 ./src/mcp24aaxx.o + .text.mcp24aa02_read_byte + 0x0000000000000000 0x30 ./src/mcp24aaxx.o + .text.mcp24aa64_write_byte + 0x0000000000000000 0x2c ./src/mcp24aaxx.o + .text.mcp24aa64_write_word + 0x0000000000000000 0x32 ./src/mcp24aaxx.o + .text.mcp24aa64_write_dword + 0x0000000000000000 0x46 ./src/mcp24aaxx.o + .text.mcp24aa64_read_byte + 0x0000000000000000 0x38 ./src/mcp24aaxx.o + .text.mcp24aa64_read_word + 0x0000000000000000 0x42 ./src/mcp24aaxx.o + .text.mcp24aa64_read_dword + 0x0000000000000000 0x4a ./src/mcp24aaxx.o + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_shi.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_shi.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_udivsi3.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_udivsi3.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_divsi3.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_divsi3.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_dvmd_tls.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_dvmd_tls.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_arm_cmpsf2.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_arm_cmpsf2.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(eqsf2.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(eqsf2.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(gesf2.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(gesf2.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(lesf2.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(lesf2.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(subsf3.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(subsf3.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(fixsfsi.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(fixsfsi.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatsisf.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatsisf.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatunsisf.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatunsisf.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(muldf3.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(muldf3.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(extendsfdf2.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(extendsfdf2.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(truncdfsf2.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(truncdfsf2.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_clzsi2.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_clzsi2.o) + .text 0x0000000000000000 0xc /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-errno.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-errno.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-errno.o) + .debug_info 0x0000000000000000 0x8cb /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-errno.o) + .debug_abbrev 0x0000000000000000 0x178 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-errno.o) + .debug_aranges + 0x0000000000000000 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-errno.o) + .debug_line 0x0000000000000000 0xf1 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-errno.o) + .debug_str 0x0000000000000000 0x5d8 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-errno.o) + .comment 0x0000000000000000 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-errno.o) + .debug_frame 0x0000000000000000 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-errno.o) + .ARM.attributes + 0x0000000000000000 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-errno.o) + .text 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-impure.o) + .data 0x0000000000000000 0x64 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-impure.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-impure.o) + .rodata 0x0000000000000000 0x4 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-impure.o) + .debug_info 0x0000000000000000 0x8a4 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-impure.o) + .debug_abbrev 0x0000000000000000 0x15c /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-impure.o) + .debug_aranges + 0x0000000000000000 0x18 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-impure.o) + .debug_line 0x0000000000000000 0xd4 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-impure.o) + .debug_str 0x0000000000000000 0x5c6 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-impure.o) + .comment 0x0000000000000000 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-impure.o) + .ARM.attributes + 0x0000000000000000 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-impure.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-memset.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-memset.o) + +Memory Configuration + +Name Origin Length Attributes +RAM 0x0000000020000000 0x0000000000002000 xrw +CCMRAM 0x0000000000000000 0x0000000000000000 xrw +FLASH 0x0000000008000000 0x0000000000010000 xr +FLASHB1 0x0000000000000000 0x0000000000000000 xr +EXTMEMB0 0x0000000000000000 0x0000000000000000 xr +EXTMEMB1 0x0000000000000000 0x0000000000000000 xr +EXTMEMB2 0x0000000000000000 0x0000000000000000 xr +EXTMEMB3 0x0000000000000000 0x0000000000000000 xr +MEMORY_ARRAY 0x0000000000000000 0x0000000000000000 xrw +*default* 0x0000000000000000 0xffffffffffffffff + +Linker script and memory map + +LOAD ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o +LOAD ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o +LOAD ./system/src/newlib/_cxx.o +LOAD ./system/src/newlib/_exit.o +LOAD ./system/src/newlib/_sbrk.o +LOAD ./system/src/newlib/_startup.o +LOAD ./system/src/newlib/_syscalls.o +LOAD ./system/src/newlib/assert.o +LOAD ./system/src/diag/Trace.o +LOAD ./system/src/diag/trace_impl.o +LOAD ./system/src/cortexm/_initialize_hardware.o +LOAD ./system/src/cortexm/_reset_hardware.o +LOAD ./system/src/cortexm/exception_handlers.o +LOAD ./system/src/cmsis/system_stm32f0xx.o +LOAD ./system/src/cmsis/vectors_stm32f0xx.o +LOAD ./src/BlinkLed.o +LOAD ./src/_write.o +LOAD ./src/delay.o +LOAD ./src/i2c.o +LOAD ./src/ili9341.o +LOAD ./src/ili9341gfx.o +LOAD ./src/main.o +LOAD ./src/mcp24aaxx.o +LOAD /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libstdc++_nano.a +LOAD /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libm.a +START GROUP +LOAD /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a +LOAD /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a +LOAD /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libc_nano.a +END GROUP +START GROUP +LOAD /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a +LOAD /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libc_nano.a +END GROUP + 0x0000000020002000 __stack = (ORIGIN (RAM) + LENGTH (RAM)) + 0x0000000020002000 _estack = __stack + 0x0000000000000400 __Main_Stack_Size = 0x400 + [!provide] PROVIDE (_Main_Stack_Size = __Main_Stack_Size) + 0x0000000020001c00 __Main_Stack_Limit = (__stack - __Main_Stack_Size) + [!provide] PROVIDE (_Main_Stack_Limit = __Main_Stack_Limit) + 0x0000000000000100 _Minimum_Stack_Size = 0x100 + 0x0000000020000078 PROVIDE (_Heap_Begin = _end_noinit) + 0x0000000020001c00 PROVIDE (_Heap_Limit = (__stack - __Main_Stack_Size)) + +.isr_vector 0x0000000008000000 0x1ae + FILL mask 0xff + 0x0000000008000000 __vectors_start = ABSOLUTE (.) + 0x0000000008000000 __vectors_start__ = ABSOLUTE (.) + *(.isr_vector) + .isr_vector 0x0000000008000000 0xc4 ./system/src/cmsis/vectors_stm32f0xx.o + 0x0000000008000000 g_pfnVectors + *(.cfmconfig) + *(.after_vectors .after_vectors.*) + .after_vectors + 0x00000000080000c4 0xb8 ./system/src/newlib/_startup.o + 0x00000000080000c4 _start + .after_vectors + 0x000000000800017c 0x30 ./system/src/cortexm/exception_handlers.o + 0x000000000800017c Reset_Handler + 0x0000000008000180 NMI_Handler + 0x0000000008000182 HardFault_Handler + 0x000000000800019a HardFault_Handler_C + 0x000000000800019c SVC_Handler + 0x000000000800019e PendSV_Handler + .after_vectors + 0x00000000080001ac 0x2 ./system/src/cmsis/vectors_stm32f0xx.o + 0x00000000080001ac TIM1_CC_IRQHandler + 0x00000000080001ac TSC_IRQHandler + 0x00000000080001ac ADC1_COMP_IRQHandler + 0x00000000080001ac TIM6_IRQHandler + 0x00000000080001ac PVD_IRQHandler + 0x00000000080001ac I2C1_IRQHandler + 0x00000000080001ac RCC_CRS_IRQHandler + 0x00000000080001ac SPI1_IRQHandler + 0x00000000080001ac TIM6_DAC_IRQHandler + 0x00000000080001ac USART3_4_IRQHandler + 0x00000000080001ac ADC1_IRQHandler + 0x00000000080001ac I2C2_IRQHandler + 0x00000000080001ac USART3_6_IRQHandler + 0x00000000080001ac TIM17_IRQHandler + 0x00000000080001ac CEC_CAN_IRQHandler + 0x00000000080001ac PVD_VDDIO2_IRQHandler + 0x00000000080001ac DMA1_Channel4_5_6_7_IRQHandler + 0x00000000080001ac TIM3_IRQHandler + 0x00000000080001ac RCC_IRQHandler + 0x00000000080001ac EXTI4_15_IRQHandler + 0x00000000080001ac USART3_8_IRQHandler + 0x00000000080001ac DMA1_Channel1_IRQHandler + 0x00000000080001ac Default_Handler + 0x00000000080001ac CEC_IRQHandler + 0x00000000080001ac DMA1_Channel4_5_IRQHandler + 0x00000000080001ac TIM7_IRQHandler + 0x00000000080001ac TIM15_IRQHandler + 0x00000000080001ac EXTI0_1_IRQHandler + 0x00000000080001ac USB_IRQHandler + 0x00000000080001ac SPI2_IRQHandler + 0x00000000080001ac DMA1_Ch2_3_DMA2_Ch1_2_IRQHandler + 0x00000000080001ac DMA1_Ch4_7_DMA2_Ch3_5_IRQHandler + 0x00000000080001ac TS_IRQHandler + 0x00000000080001ac WWDG_IRQHandler + 0x00000000080001ac TIM2_IRQHandler + 0x00000000080001ac DMA1_Channel2_3_IRQHandler + 0x00000000080001ac USART2_IRQHandler + 0x00000000080001ac VDDIO2_IRQHandler + 0x00000000080001ac FLASH_IRQHandler + 0x00000000080001ac USART1_IRQHandler + 0x00000000080001ac TIM1_BRK_UP_TRG_COM_IRQHandler + +.inits 0x00000000080001b0 0x28 + 0x00000000080001b0 __data_regions_array_start = . + 0x00000000080001b0 0x4 LONG 0x8003ec0 LOADADDR (.data) + 0x00000000080001b4 0x4 LONG 0x20000000 ADDR (.data) + 0x00000000080001b8 0x4 LONG 0x20000024 (ADDR (.data) + SIZEOF (.data)) + 0x00000000080001bc 0x4 LONG 0x8003ec0 LOADADDR (.data_CCMRAM) + 0x00000000080001c0 0x4 LONG 0x0 ADDR (.data_CCMRAM) + 0x00000000080001c4 0x4 LONG 0x0 (ADDR (.data_CCMRAM) + SIZEOF (.data_CCMRAM)) + 0x00000000080001c8 __data_regions_array_end = . + 0x00000000080001c8 __bss_regions_array_start = . + 0x00000000080001c8 0x4 LONG 0x20000024 ADDR (.bss) + 0x00000000080001cc 0x4 LONG 0x20000078 (ADDR (.bss) + SIZEOF (.bss)) + 0x00000000080001d0 0x4 LONG 0x0 ADDR (.bss_CCMRAM) + 0x00000000080001d4 0x4 LONG 0x0 (ADDR (.bss_CCMRAM) + SIZEOF (.bss_CCMRAM)) + 0x00000000080001d8 __bss_regions_array_end = . + *(.init) + *(.fini) + 0x00000000080001d8 . = ALIGN (0x4) + 0x00000000080001d8 PROVIDE (__preinit_array_start = .) + *(.preinit_array_sysinit .preinit_array_sysinit.*) + *(.preinit_array_platform .preinit_array_platform.*) + *(.preinit_array .preinit_array.*) + 0x00000000080001d8 PROVIDE (__preinit_array_end = .) + 0x00000000080001d8 . = ALIGN (0x4) + 0x00000000080001d8 PROVIDE (__init_array_start = .) + *(SORT_BY_NAME(.init_array.*)) + *(.init_array) + 0x00000000080001d8 PROVIDE (__init_array_end = .) + 0x00000000080001d8 . = ALIGN (0x4) + 0x00000000080001d8 PROVIDE (__fini_array_start = .) + *(SORT_BY_NAME(.fini_array.*)) + *(.fini_array) + 0x00000000080001d8 PROVIDE (__fini_array_end = .) + +.flashtext + *(.flashtext .flashtext.*) + +.text 0x00000000080001d8 0x3ce8 + *(.text .text.*) + .text._exit 0x00000000080001d8 0x6 ./system/src/newlib/_exit.o + 0x00000000080001d8 _exit + *fill* 0x00000000080001de 0x2 + .text.__initialize_args + 0x00000000080001e0 0x10 ./system/src/newlib/_syscalls.o + 0x00000000080001e0 __initialize_args + .text.__initialize_hardware_early + 0x00000000080001f0 0x8 ./system/src/cortexm/_initialize_hardware.o + 0x00000000080001f0 __initialize_hardware_early + .text.__initialize_hardware + 0x00000000080001f8 0x8 ./system/src/cortexm/_initialize_hardware.o + 0x00000000080001f8 __initialize_hardware + .text.__reset_hardware + 0x0000000008000200 0x1c ./system/src/cortexm/_reset_hardware.o + 0x0000000008000200 __reset_hardware + .text.SystemInit + 0x000000000800021c 0xf8 ./system/src/cmsis/system_stm32f0xx.o + 0x000000000800021c SystemInit + .text.SystemCoreClockUpdate + 0x0000000008000314 0x64 ./system/src/cmsis/system_stm32f0xx.o + 0x0000000008000314 SystemCoreClockUpdate + .text.delay_init + 0x0000000008000378 0x44 ./src/delay.o + 0x0000000008000378 delay_init + .text.timer_sleep + 0x00000000080003bc 0x10 ./src/delay.o + 0x00000000080003bc timer_sleep + .text.timer_tick + 0x00000000080003cc 0x14 ./src/delay.o + 0x00000000080003cc timer_tick + .text.delay_ms + 0x00000000080003e0 0x8 ./src/delay.o + 0x00000000080003e0 delay_ms + .text.SysTick_Handler + 0x00000000080003e8 0x8 ./src/delay.o + 0x00000000080003e8 SysTick_Handler + .text.i2c_init + 0x00000000080003f0 0x18 ./src/i2c.o + 0x00000000080003f0 i2c_init + .text.i2c_start + 0x0000000008000408 0x14 ./src/i2c.o + 0x0000000008000408 i2c_start + .text.i2c_stop + 0x000000000800041c 0x14 ./src/i2c.o + 0x000000000800041c i2c_stop + .text.i2c_reset + 0x0000000008000430 0x18 ./src/i2c.o + 0x0000000008000430 i2c_reset + .text.i2c_autoend + 0x0000000008000448 0x10 ./src/i2c.o + 0x0000000008000448 i2c_autoend + .text.i2c_set_nbytes + 0x0000000008000458 0x1c ./src/i2c.o + 0x0000000008000458 i2c_set_nbytes + .text.i2c_read_ack + 0x0000000008000474 0x14 ./src/i2c.o + 0x0000000008000474 i2c_read_ack + .text.i2c_write_addr + 0x0000000008000488 0x24 ./src/i2c.o + 0x0000000008000488 i2c_write_addr + .text.i2c_write + 0x00000000080004ac 0x14 ./src/i2c.o + 0x00000000080004ac i2c_write + .text.ili9341_hard_init + 0x00000000080004c0 0x12 ./src/ili9341.o + 0x00000000080004c0 ili9341_hard_init + .text.ili9341_hard_reset + 0x00000000080004d2 0x22 ./src/ili9341.o + 0x00000000080004d2 ili9341_hard_reset + .text.ili9341_spi_send + 0x00000000080004f4 0x34 ./src/ili9341.o + 0x00000000080004f4 ili9341_spi_send + .text.ili9341_writecommand8 + 0x0000000008000528 0x10 ./src/ili9341.o + 0x0000000008000528 ili9341_writecommand8 + .text.ili9341_writedata8 + 0x0000000008000538 0x10 ./src/ili9341.o + 0x0000000008000538 ili9341_writedata8 + .text.ili9341_setaddress + 0x0000000008000548 0x50 ./src/ili9341.o + 0x0000000008000548 ili9341_setaddress + .text.ili9341_init + 0x0000000008000598 0x206 ./src/ili9341.o + 0x0000000008000598 ili9341_init + .text.ili9341_pushcolour + 0x000000000800079e 0x12 ./src/ili9341.o + 0x000000000800079e ili9341_pushcolour + .text.ili9341_clear + 0x00000000080007b0 0x48 ./src/ili9341.o + 0x00000000080007b0 ili9341_clear + .text.ili9341_drawpixel + 0x00000000080007f8 0x30 ./src/ili9341.o + 0x00000000080007f8 ili9341_drawpixel + .text.ili9341_drawvline + 0x0000000008000828 0x50 ./src/ili9341.o + 0x0000000008000828 ili9341_drawvline + .text.ili9341_drawhline + 0x0000000008000878 0x50 ./src/ili9341.o + 0x0000000008000878 ili9341_drawhline + .text.ili9341_fillrect + 0x00000000080008c8 0x74 ./src/ili9341.o + 0x00000000080008c8 ili9341_fillrect + .text.ili9341_setRotation + 0x000000000800093c 0x50 ./src/ili9341.o + 0x000000000800093c ili9341_setRotation + .text.ili9341_drawchar + 0x000000000800098c 0xe8 ./src/ili9341gfx.o + 0x000000000800098c ili9341_drawchar + .text.ili9341_setcursor + 0x0000000008000a74 0x14 ./src/ili9341gfx.o + 0x0000000008000a74 ili9341_setcursor + .text.ili9341_settextcolour + 0x0000000008000a88 0x14 ./src/ili9341gfx.o + 0x0000000008000a88 ili9341_settextcolour + .text.ili9341_settextsize + 0x0000000008000a9c 0x14 ./src/ili9341gfx.o + 0x0000000008000a9c ili9341_settextsize + .text.ili9341_write + 0x0000000008000ab0 0x6c ./src/ili9341gfx.o + 0x0000000008000ab0 ili9341_write + .text.ili9341_out + 0x0000000008000b1c 0x1a ./src/ili9341gfx.o + 0x0000000008000b1c ili9341_out + .text.i_to_a 0x0000000008000b36 0x32 ./src/main.o + 0x0000000008000b36 i_to_a + .text.encode_init + 0x0000000008000b68 0x30 ./src/main.o + 0x0000000008000b68 encode_init + .text.encode_read4 + 0x0000000008000b98 0x14 ./src/main.o + 0x0000000008000b98 encode_read4 + .text.mcp4728_set_reference + 0x0000000008000bac 0x2e ./src/main.o + 0x0000000008000bac mcp4728_set_reference + .text.mcp4728_set_gain + 0x0000000008000bda 0x2e ./src/main.o + 0x0000000008000bda mcp4728_set_gain + .text.mcp4728_set_pd + 0x0000000008000c08 0x34 ./src/main.o + 0x0000000008000c08 mcp4728_set_pd + .text.mcp4728_write_fast_dac + 0x0000000008000c3c 0x48 ./src/main.o + 0x0000000008000c3c mcp4728_write_fast_dac + .text.mcp3421_config + 0x0000000008000c84 0x28 ./src/main.o + 0x0000000008000c84 mcp3421_config + .text.mcp3421_read + 0x0000000008000cac 0x5c ./src/main.o + 0x0000000008000cac mcp3421_read + .text.mcp9808_read + 0x0000000008000d08 0x70 ./src/main.o + 0x0000000008000d08 mcp9808_read + .text.mcp9808_setalert + 0x0000000008000d78 0xf0 ./src/main.o + 0x0000000008000d78 mcp9808_setalert + .text.show_amperes + 0x0000000008000e68 0x70 ./src/main.o + 0x0000000008000e68 show_amperes + .text.show_voltage + 0x0000000008000ed8 0x68 ./src/main.o + 0x0000000008000ed8 show_voltage + .text.show_dec_mark + 0x0000000008000f40 0x5c ./src/main.o + 0x0000000008000f40 show_dec_mark + .text.show_status + 0x0000000008000f9c 0x6c ./src/main.o + 0x0000000008000f9c show_status + .text.show_watt + 0x0000000008001008 0x68 ./src/main.o + 0x0000000008001008 show_watt + .text.show_resistance + 0x0000000008001070 0x98 ./src/main.o + 0x0000000008001070 show_resistance + .text.show_temperature + 0x0000000008001108 0xb4 ./src/main.o + 0x0000000008001108 show_temperature + .text.fet_pulldown + 0x00000000080011bc 0x28 ./src/main.o + 0x00000000080011bc fet_pulldown + .text.RCC_Configuration + 0x00000000080011e4 0xfc ./src/main.o + 0x00000000080011e4 RCC_Configuration + .text.startup.main + 0x00000000080012e0 0xc7c ./src/main.o + 0x00000000080012e0 main + .text.EXTI2_3_IRQHandler + 0x0000000008001f5c 0x2c ./src/main.o + 0x0000000008001f5c EXTI2_3_IRQHandler + .text.TIM16_IRQHandler + 0x0000000008001f88 0x104 ./src/main.o + 0x0000000008001f88 TIM16_IRQHandler + .text.TIM14_IRQHandler + 0x000000000800208c 0x30 ./src/main.o + 0x000000000800208c TIM14_IRQHandler + .text.RTC_IRQHandler + 0x00000000080020bc 0x5c ./src/main.o + 0x00000000080020bc RTC_IRQHandler + .text.mcp24aa32_write_word + 0x0000000008002118 0x58 ./src/mcp24aaxx.o + 0x0000000008002118 mcp24aa32_write_word + .text.mcp24aa32_read_word + 0x0000000008002170 0x7c ./src/mcp24aaxx.o + 0x0000000008002170 mcp24aa32_read_word + .text 0x00000000080021ec 0x14 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_shi.o) + 0x00000000080021ec __gnu_thumb1_case_shi + .text 0x0000000008002200 0x114 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_udivsi3.o) + 0x0000000008002200 __udivsi3 + 0x0000000008002200 __aeabi_uidiv + 0x000000000800230c __aeabi_uidivmod + .text 0x0000000008002314 0x1d4 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_divsi3.o) + 0x0000000008002314 __aeabi_idiv + 0x0000000008002314 __divsi3 + 0x00000000080024e0 __aeabi_idivmod + .text 0x00000000080024e8 0x4 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_dvmd_tls.o) + 0x00000000080024e8 __aeabi_ldiv0 + 0x00000000080024e8 __aeabi_idiv0 + .text 0x00000000080024ec 0x74 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_arm_cmpsf2.o) + 0x00000000080024ec __aeabi_cfrcmple + 0x00000000080024f4 __aeabi_cfcmple + 0x00000000080024f4 __aeabi_cfcmpeq + 0x0000000008002504 __aeabi_fcmpeq + 0x0000000008002510 __aeabi_fcmplt + 0x0000000008002524 __aeabi_fcmple + 0x0000000008002538 __aeabi_fcmpgt + 0x000000000800254c __aeabi_fcmpge + .text 0x0000000008002560 0x30 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) + 0x0000000008002560 __aeabi_f2uiz + 0x0000000008002560 __fixunssfsi + .text 0x0000000008002590 0x334 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) + 0x0000000008002590 __aeabi_fadd + .text 0x00000000080028c4 0x224 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + 0x00000000080028c4 __aeabi_fdiv + .text 0x0000000008002ae8 0x50 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(eqsf2.o) + 0x0000000008002ae8 __nesf2 + 0x0000000008002ae8 __eqsf2 + .text 0x0000000008002b38 0x9c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(gesf2.o) + 0x0000000008002b38 __gtsf2 + 0x0000000008002b38 __gesf2 + .text 0x0000000008002bd4 0xa0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(lesf2.o) + 0x0000000008002bd4 __lesf2 + 0x0000000008002bd4 __ltsf2 + .text 0x0000000008002c74 0x264 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + 0x0000000008002c74 __aeabi_fmul + .text 0x0000000008002ed8 0x388 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(subsf3.o) + 0x0000000008002ed8 __aeabi_fsub + .text 0x0000000008003260 0x40 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(fixsfsi.o) + 0x0000000008003260 __aeabi_f2iz + .text 0x00000000080032a0 0x94 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatsisf.o) + 0x00000000080032a0 __aeabi_i2f + .text 0x0000000008003334 0x80 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatunsisf.o) + 0x0000000008003334 __aeabi_ui2f + .text 0x00000000080033b4 0x4e4 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(muldf3.o) + 0x00000000080033b4 __aeabi_dmul + .text 0x0000000008003898 0xa4 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(extendsfdf2.o) + 0x0000000008003898 __aeabi_f2d + .text 0x000000000800393c 0x108 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(truncdfsf2.o) + 0x000000000800393c __aeabi_d2f + .text 0x0000000008003a44 0x3c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_clzsi2.o) + 0x0000000008003a44 __clzsi2 + .text 0x0000000008003a80 0x9c /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-memset.o) + 0x0000000008003a80 memset + *(.rodata .rodata.* .constdata .constdata.*) + .rodata.font 0x0000000008003b1c 0x1f4 ./src/ili9341gfx.o + .rodata.main.str1.1 + 0x0000000008003d10 0x95 ./src/main.o + .rodata.show_amperes.str1.1 + 0x0000000008003da5 0x4 ./src/main.o + 0x6 (size before relaxing) + .rodata.show_resistance.str1.1 + 0x0000000008003da9 0x4 ./src/main.o + 0x6 (size before relaxing) + .rodata.show_status.str1.1 + 0x0000000008003da9 0x10 ./src/main.o + .rodata.show_temperature.str1.1 + 0x0000000008003db9 0x2 ./src/main.o + 0x5 (size before relaxing) + .rodata.show_voltage.str1.1 + 0x0000000008003dbb 0x2 ./src/main.o + .rodata.show_watt.str1.1 + 0x0000000008003dbd 0x2 ./src/main.o + *fill* 0x0000000008003dbf 0x1 + .rodata 0x0000000008003dc0 0x80 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + .rodata 0x0000000008003e40 0x40 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + .rodata 0x0000000008003e80 0x40 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(muldf3.o) + *(vtable) + *(.eh_frame*) + *(.glue_7) + .glue_7 0x0000000008003ec0 0x0 linker stubs + *(.glue_7t) + .glue_7t 0x0000000008003ec0 0x0 linker stubs + +.vfp11_veneer 0x0000000008003ec0 0x0 + .vfp11_veneer 0x0000000008003ec0 0x0 linker stubs + +.v4_bx 0x0000000008003ec0 0x0 + .v4_bx 0x0000000008003ec0 0x0 linker stubs + +.iplt 0x0000000008003ec0 0x0 + .iplt 0x0000000008003ec0 0x0 ./system/src/newlib/_exit.o + +.rel.dyn 0x0000000008003ec0 0x0 + .rel.iplt 0x0000000008003ec0 0x0 ./system/src/newlib/_exit.o + +.ARM.extab + *(.ARM.extab* .gnu.linkonce.armextab.*) + 0x0000000008003ec0 . = ALIGN (0x4) + 0x0000000008003ec0 __exidx_start = . + +.ARM.exidx + *(.ARM.exidx* .gnu.linkonce.armexidx.*) + 0x0000000008003ec0 __exidx_end = . + 0x0000000008003ec0 . = ALIGN (0x4) + 0x0000000008003ec0 _etext = . + 0x0000000008003ec0 __etext = . + +.data_CCMRAM 0x0000000000000000 0x0 load address 0x0000000008003ec0 + FILL mask 0xff + *(.data.CCMRAM .data.CCMRAM.*) + 0x0000000000000000 . = ALIGN (0x4) + 0x0000000008003ec0 _sidata = LOADADDR (.data) + +.data 0x0000000020000000 0x24 load address 0x0000000008003ec0 + FILL mask 0xff + 0x0000000020000000 _sdata = . + 0x0000000020000000 __data_start__ = . + *(.data_begin .data_begin.*) + *(.data .data.*) + .data.argv.4312 + 0x0000000020000000 0x8 ./system/src/newlib/_syscalls.o + .data.AHBPrescTable + 0x0000000020000008 0x10 ./system/src/cmsis/system_stm32f0xx.o + 0x0000000020000008 AHBPrescTable + .data.SystemCoreClock + 0x0000000020000018 0x4 ./system/src/cmsis/system_stm32f0xx.o + 0x0000000020000018 SystemCoreClock + .data.LCD_H 0x000000002000001c 0x2 ./src/ili9341.o + 0x000000002000001c LCD_H + .data.LCD_W 0x000000002000001e 0x2 ./src/ili9341.o + 0x000000002000001e LCD_W + .data.check_temp + 0x0000000020000020 0x1 ./src/main.o + 0x0000000020000020 check_temp + .data.set_mode + 0x0000000020000021 0x1 ./src/main.o + 0x0000000020000021 set_mode + *(.data_end .data_end.*) + 0x0000000020000024 . = ALIGN (0x4) + *fill* 0x0000000020000022 0x2 ff + 0x0000000020000024 _edata = . + 0x0000000020000024 __data_end__ = . + +.igot.plt 0x0000000020000024 0x0 load address 0x0000000008003ee4 + .igot.plt 0x0000000020000024 0x0 ./system/src/newlib/_exit.o + +.bss_CCMRAM 0x0000000000000000 0x0 + *(.bss.CCMRAM .bss.CCMRAM.*) + +.bss 0x0000000020000024 0x54 + 0x0000000020000024 __bss_start__ = . + 0x0000000020000024 _sbss = . + *(.bss_begin .bss_begin.*) + *(.bss .bss.*) + .bss.name.4311 + 0x0000000020000024 0x1 ./system/src/newlib/_syscalls.o + *fill* 0x0000000020000025 0x1 + .bss.btn_hb 0x0000000020000026 0x2 ./src/main.o + 0x0000000020000026 btn_hb + .bss.enc_last 0x0000000020000028 0x1 ./src/main.o + .bss.keyfunc 0x0000000020000029 0x1 ./src/main.o + 0x0000000020000029 keyfunc + .bss.read_adc 0x000000002000002a 0x1 ./src/main.o + 0x000000002000002a read_adc + .bss.run 0x000000002000002b 0x1 ./src/main.o + 0x000000002000002b run + .bss.timer 0x000000002000002c 0x2 ./src/main.o + 0x000000002000002c timer + *(COMMON) + *fill* 0x000000002000002e 0x2 + COMMON 0x0000000020000030 0x4 ./src/delay.o + 0x0000000020000030 timer_delayCount + COMMON 0x0000000020000034 0x1a ./src/ili9341gfx.o + 0x0000000020000034 textbgcolour + 0x0000000020000036 cursor_y + 0x0000000020000038 iactualx + 0x000000002000003a iactualy + 0x000000002000003c vactualx + 0x000000002000003e isetx + 0x0000000020000040 vsety + 0x0000000020000042 vsetx + 0x0000000020000044 vactualy + 0x0000000020000046 textcolour + 0x0000000020000048 cursor_x + 0x000000002000004a textsize + 0x000000002000004c isety + *fill* 0x000000002000004e 0x2 + COMMON 0x0000000020000050 0x25 ./src/main.o + 0x0000000020000050 I2C_InitStructure + 0x000000002000006c GPIO_InitStructure + 0x0000000020000074 enc_delta + *(.bss_end .bss_end.*) + 0x0000000020000078 . = ALIGN (0x4) + *fill* 0x0000000020000075 0x3 + 0x0000000020000078 __bss_end__ = . + 0x0000000020000078 _ebss = . + +.noinit_CCMRAM + *(.noinit.CCMRAM .noinit.CCMRAM.*) + +.noinit 0x0000000020000078 0x0 + 0x0000000020000078 _noinit = . + *(.noinit .noinit.*) + 0x0000000020000078 . = ALIGN (0x4) + 0x0000000020000078 _end_noinit = . + [!provide] PROVIDE (end = _end_noinit) + [!provide] PROVIDE (_end = _end_noinit) + [!provide] PROVIDE (__end = _end_noinit) + [!provide] PROVIDE (__end__ = _end_noinit) + +._check_stack 0x0000000020000078 0x100 + 0x0000000020000178 . = (. + _Minimum_Stack_Size) + *fill* 0x0000000020000078 0x100 + +.b1text + *(.b1text) + *(.b1rodata) + *(.b1rodata.*) + +.eb0text + *(.eb0text) + *(.eb0rodata) + *(.eb0rodata.*) + +.eb1text + *(.eb1text) + *(.eb1rodata) + *(.eb1rodata.*) + +.eb2text + *(.eb2text) + *(.eb2rodata) + *(.eb2rodata.*) + +.eb3text + *(.eb3text) + *(.eb3rodata) + *(.eb3rodata.*) + +.stab + *(.stab) + +.stabstr + *(.stabstr) + +.stab.excl + *(.stab.excl) + +.stab.exclstr + *(.stab.exclstr) + +.stab.index + *(.stab.index) + +.stab.indexstr + *(.stab.indexstr) + +.comment 0x0000000000000000 0xae + *(.comment) + .comment 0x0000000000000000 0x57 ./system/src/newlib/_exit.o + 0x58 (size before relaxing) + .comment 0x0000000000000057 0x58 ./system/src/newlib/_startup.o + .comment 0x0000000000000057 0x58 ./system/src/newlib/_syscalls.o + .comment 0x0000000000000057 0x58 ./system/src/cortexm/_initialize_hardware.o + .comment 0x0000000000000057 0x58 ./system/src/cortexm/_reset_hardware.o + .comment 0x0000000000000057 0x58 ./system/src/cortexm/exception_handlers.o + .comment 0x0000000000000057 0x58 ./system/src/cmsis/system_stm32f0xx.o + .comment 0x0000000000000057 0x58 ./system/src/cmsis/vectors_stm32f0xx.o + .comment 0x0000000000000057 0x58 ./src/delay.o + .comment 0x0000000000000057 0x58 ./src/i2c.o + .comment 0x0000000000000057 0x58 ./src/ili9341.o + .comment 0x0000000000000057 0x58 ./src/ili9341gfx.o + .comment 0x0000000000000057 0x58 ./src/main.o + .comment 0x0000000000000057 0x58 ./src/mcp24aaxx.o + .comment 0x0000000000000057 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) + .comment 0x0000000000000057 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) + .comment 0x0000000000000057 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + .comment 0x0000000000000057 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(eqsf2.o) + .comment 0x0000000000000057 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(gesf2.o) + .comment 0x0000000000000057 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(lesf2.o) + .comment 0x0000000000000057 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + .comment 0x0000000000000057 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(subsf3.o) + .comment 0x0000000000000057 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(fixsfsi.o) + .comment 0x0000000000000057 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatsisf.o) + .comment 0x0000000000000057 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatunsisf.o) + .comment 0x0000000000000057 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(muldf3.o) + .comment 0x0000000000000057 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(extendsfdf2.o) + .comment 0x0000000000000057 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(truncdfsf2.o) + .comment 0x0000000000000057 0x57 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-memset.o) + 0x58 (size before relaxing) + +.ARM.attributes + 0x0000000000000000 0x31 + .ARM.attributes + 0x0000000000000000 0x31 ./system/src/newlib/_exit.o + .ARM.attributes + 0x0000000000000031 0x31 ./system/src/newlib/_startup.o + .ARM.attributes + 0x0000000000000062 0x31 ./system/src/newlib/_syscalls.o + .ARM.attributes + 0x0000000000000093 0x31 ./system/src/cortexm/_initialize_hardware.o + .ARM.attributes + 0x00000000000000c4 0x31 ./system/src/cortexm/_reset_hardware.o + .ARM.attributes + 0x00000000000000f5 0x31 ./system/src/cortexm/exception_handlers.o + .ARM.attributes + 0x0000000000000126 0x31 ./system/src/cmsis/system_stm32f0xx.o + .ARM.attributes + 0x0000000000000157 0x31 ./system/src/cmsis/vectors_stm32f0xx.o + .ARM.attributes + 0x0000000000000188 0x31 ./src/delay.o + .ARM.attributes + 0x00000000000001b9 0x31 ./src/i2c.o + .ARM.attributes + 0x00000000000001ea 0x31 ./src/ili9341.o + .ARM.attributes + 0x000000000000021b 0x31 ./src/ili9341gfx.o + .ARM.attributes + 0x000000000000024c 0x31 ./src/main.o + .ARM.attributes + 0x000000000000027d 0x31 ./src/mcp24aaxx.o + .ARM.attributes + 0x00000000000002ae 0x1e /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_shi.o) + .ARM.attributes + 0x00000000000002cc 0x1e /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_udivsi3.o) + .ARM.attributes + 0x00000000000002ea 0x1e /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_divsi3.o) + .ARM.attributes + 0x0000000000000308 0x1e /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_dvmd_tls.o) + .ARM.attributes + 0x0000000000000326 0x1e /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_arm_cmpsf2.o) + .ARM.attributes + 0x0000000000000344 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) + .ARM.attributes + 0x0000000000000370 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) + .ARM.attributes + 0x000000000000039c 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + .ARM.attributes + 0x00000000000003c8 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(eqsf2.o) + .ARM.attributes + 0x00000000000003f4 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(gesf2.o) + .ARM.attributes + 0x0000000000000420 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(lesf2.o) + .ARM.attributes + 0x000000000000044c 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + .ARM.attributes + 0x0000000000000478 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(subsf3.o) + .ARM.attributes + 0x00000000000004a4 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(fixsfsi.o) + .ARM.attributes + 0x00000000000004d0 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatsisf.o) + .ARM.attributes + 0x00000000000004fc 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatunsisf.o) + .ARM.attributes + 0x0000000000000528 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(muldf3.o) + .ARM.attributes + 0x0000000000000554 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(extendsfdf2.o) + .ARM.attributes + 0x0000000000000580 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(truncdfsf2.o) + .ARM.attributes + 0x00000000000005ac 0x1e /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_clzsi2.o) + .ARM.attributes + 0x00000000000005ca 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-memset.o) + +.debug + *(.debug) + +.line + *(.line) + +.debug_srcinfo + *(.debug_srcinfo) + +.debug_sfnames + *(.debug_sfnames) + +.debug_aranges 0x0000000000000000 0x710 + *(.debug_aranges) + .debug_aranges + 0x0000000000000000 0x28 ./system/src/newlib/_exit.o + .debug_aranges + 0x0000000000000028 0x40 ./system/src/newlib/_startup.o + .debug_aranges + 0x0000000000000068 0x30 ./system/src/newlib/_syscalls.o + .debug_aranges + 0x0000000000000098 0x28 ./system/src/cortexm/_initialize_hardware.o + .debug_aranges + 0x00000000000000c0 0x20 ./system/src/cortexm/_reset_hardware.o + .debug_aranges + 0x00000000000000e0 0x50 ./system/src/cortexm/exception_handlers.o + .debug_aranges + 0x0000000000000130 0x28 ./system/src/cmsis/system_stm32f0xx.o + .debug_aranges + 0x0000000000000158 0x20 ./system/src/cmsis/vectors_stm32f0xx.o + .debug_aranges + 0x0000000000000178 0x38 ./src/delay.o + .debug_aranges + 0x00000000000001b0 0x70 ./src/i2c.o + .debug_aranges + 0x0000000000000220 0x90 ./src/ili9341.o + .debug_aranges + 0x00000000000002b0 0x68 ./src/ili9341gfx.o + .debug_aranges + 0x0000000000000318 0xf8 ./src/main.o + .debug_aranges + 0x0000000000000410 0x60 ./src/mcp24aaxx.o + .debug_aranges + 0x0000000000000470 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_shi.o) + .debug_aranges + 0x0000000000000490 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_udivsi3.o) + .debug_aranges + 0x00000000000004b0 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_divsi3.o) + .debug_aranges + 0x00000000000004d0 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_dvmd_tls.o) + .debug_aranges + 0x00000000000004f0 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_arm_cmpsf2.o) + .debug_aranges + 0x0000000000000510 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) + .debug_aranges + 0x0000000000000530 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) + .debug_aranges + 0x0000000000000550 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + .debug_aranges + 0x0000000000000570 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(eqsf2.o) + .debug_aranges + 0x0000000000000590 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(gesf2.o) + .debug_aranges + 0x00000000000005b0 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(lesf2.o) + .debug_aranges + 0x00000000000005d0 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + .debug_aranges + 0x00000000000005f0 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(subsf3.o) + .debug_aranges + 0x0000000000000610 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(fixsfsi.o) + .debug_aranges + 0x0000000000000630 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatsisf.o) + .debug_aranges + 0x0000000000000650 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatunsisf.o) + .debug_aranges + 0x0000000000000670 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(muldf3.o) + .debug_aranges + 0x0000000000000690 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(extendsfdf2.o) + .debug_aranges + 0x00000000000006b0 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(truncdfsf2.o) + .debug_aranges + 0x00000000000006d0 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_clzsi2.o) + .debug_aranges + 0x00000000000006f0 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-memset.o) + +.debug_pubnames + *(.debug_pubnames) + +.debug_info 0x0000000000000000 0xcc6a + *(.debug_info .gnu.linkonce.wi.*) + .debug_info 0x0000000000000000 0x955 ./system/src/newlib/_exit.o + .debug_info 0x0000000000000955 0x3ca ./system/src/newlib/_startup.o + .debug_info 0x0000000000000d1f 0xa0a ./system/src/newlib/_syscalls.o + .debug_info 0x0000000000001729 0xe1 ./system/src/cortexm/_initialize_hardware.o + .debug_info 0x000000000000180a 0x19d ./system/src/cortexm/_reset_hardware.o + .debug_info 0x00000000000019a7 0x9f8 ./system/src/cortexm/exception_handlers.o + .debug_info 0x000000000000239f 0x2fd ./system/src/cmsis/system_stm32f0xx.o + .debug_info 0x000000000000269c 0xc6 ./system/src/cmsis/vectors_stm32f0xx.o + .debug_info 0x0000000000002762 0x463 ./src/delay.o + .debug_info 0x0000000000002bc5 0x2e6 ./src/i2c.o + .debug_info 0x0000000000002eab 0x165f ./src/ili9341.o + .debug_info 0x000000000000450a 0xc67 ./src/ili9341gfx.o + .debug_info 0x0000000000005171 0x33cb ./src/main.o + .debug_info 0x000000000000853c 0x8cd ./src/mcp24aaxx.o + .debug_info 0x0000000000008e09 0x26 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_shi.o) + .debug_info 0x0000000000008e2f 0x26 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_udivsi3.o) + .debug_info 0x0000000000008e55 0x26 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_divsi3.o) + .debug_info 0x0000000000008e7b 0x26 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_dvmd_tls.o) + .debug_info 0x0000000000008ea1 0x26 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_arm_cmpsf2.o) + .debug_info 0x0000000000008ec7 0x9ad /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) + .debug_info 0x0000000000009874 0x31a /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) + .debug_info 0x0000000000009b8e 0x316 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + .debug_info 0x0000000000009ea4 0x231 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(eqsf2.o) + .debug_info 0x000000000000a0d5 0x239 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(gesf2.o) + .debug_info 0x000000000000a30e 0x235 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(lesf2.o) + .debug_info 0x000000000000a543 0x378 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + .debug_info 0x000000000000a8bb 0x31a /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(subsf3.o) + .debug_info 0x000000000000abd5 0x1d0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(fixsfsi.o) + .debug_info 0x000000000000ada5 0x238 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatsisf.o) + .debug_info 0x000000000000afdd 0x22c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatunsisf.o) + .debug_info 0x000000000000b209 0x6fa /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(muldf3.o) + .debug_info 0x000000000000b903 0x285 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(extendsfdf2.o) + .debug_info 0x000000000000bb88 0x29f /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(truncdfsf2.o) + .debug_info 0x000000000000be27 0x26 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_clzsi2.o) + .debug_info 0x000000000000be4d 0xe1d /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-memset.o) + +.debug_abbrev 0x0000000000000000 0x2f69 + *(.debug_abbrev) + .debug_abbrev 0x0000000000000000 0x210 ./system/src/newlib/_exit.o + .debug_abbrev 0x0000000000000210 0x173 ./system/src/newlib/_startup.o + .debug_abbrev 0x0000000000000383 0x231 ./system/src/newlib/_syscalls.o + .debug_abbrev 0x00000000000005b4 0x7e ./system/src/cortexm/_initialize_hardware.o + .debug_abbrev 0x0000000000000632 0xfc ./system/src/cortexm/_reset_hardware.o + .debug_abbrev 0x000000000000072e 0x1f7 ./system/src/cortexm/exception_handlers.o + .debug_abbrev 0x0000000000000925 0x16e ./system/src/cmsis/system_stm32f0xx.o + .debug_abbrev 0x0000000000000a93 0x9a ./system/src/cmsis/vectors_stm32f0xx.o + .debug_abbrev 0x0000000000000b2d 0x1e2 ./src/delay.o + .debug_abbrev 0x0000000000000d0f 0x186 ./src/i2c.o + .debug_abbrev 0x0000000000000e95 0x2cc ./src/ili9341.o + .debug_abbrev 0x0000000000001161 0x2d8 ./src/ili9341gfx.o + .debug_abbrev 0x0000000000001439 0x4cd ./src/main.o + .debug_abbrev 0x0000000000001906 0x110 ./src/mcp24aaxx.o + .debug_abbrev 0x0000000000001a16 0x14 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_shi.o) + .debug_abbrev 0x0000000000001a2a 0x14 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_udivsi3.o) + .debug_abbrev 0x0000000000001a3e 0x14 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_divsi3.o) + .debug_abbrev 0x0000000000001a52 0x14 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_dvmd_tls.o) + .debug_abbrev 0x0000000000001a66 0x14 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_arm_cmpsf2.o) + .debug_abbrev 0x0000000000001a7a 0x126 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) + .debug_abbrev 0x0000000000001ba0 0x176 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) + .debug_abbrev 0x0000000000001d16 0x155 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + .debug_abbrev 0x0000000000001e6b 0x160 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(eqsf2.o) + .debug_abbrev 0x0000000000001fcb 0x157 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(gesf2.o) + .debug_abbrev 0x0000000000002122 0x157 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(lesf2.o) + .debug_abbrev 0x0000000000002279 0x15c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + .debug_abbrev 0x00000000000023d5 0x176 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(subsf3.o) + .debug_abbrev 0x000000000000254b 0x159 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(fixsfsi.o) + .debug_abbrev 0x00000000000026a4 0x16f /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatsisf.o) + .debug_abbrev 0x0000000000002813 0x16f /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatunsisf.o) + .debug_abbrev 0x0000000000002982 0x177 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(muldf3.o) + .debug_abbrev 0x0000000000002af9 0x15d /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(extendsfdf2.o) + .debug_abbrev 0x0000000000002c56 0x157 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(truncdfsf2.o) + .debug_abbrev 0x0000000000002dad 0x14 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_clzsi2.o) + .debug_abbrev 0x0000000000002dc1 0x1a8 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-memset.o) + +.debug_line 0x0000000000000000 0x3170 + *(.debug_line) + .debug_line 0x0000000000000000 0x11a ./system/src/newlib/_exit.o + .debug_line 0x000000000000011a 0x10c ./system/src/newlib/_startup.o + .debug_line 0x0000000000000226 0x137 ./system/src/newlib/_syscalls.o + .debug_line 0x000000000000035d 0xd9 ./system/src/cortexm/_initialize_hardware.o + .debug_line 0x0000000000000436 0xf0 ./system/src/cortexm/_reset_hardware.o + .debug_line 0x0000000000000526 0x15a ./system/src/cortexm/exception_handlers.o + .debug_line 0x0000000000000680 0x132 ./system/src/cmsis/system_stm32f0xx.o + .debug_line 0x00000000000007b2 0x58 ./system/src/cmsis/vectors_stm32f0xx.o + .debug_line 0x000000000000080a 0x13a ./src/delay.o + .debug_line 0x0000000000000944 0x1ad ./src/i2c.o + .debug_line 0x0000000000000af1 0x344 ./src/ili9341.o + .debug_line 0x0000000000000e35 0x232 ./src/ili9341gfx.o + .debug_line 0x0000000000001067 0x85e ./src/main.o + .debug_line 0x00000000000018c5 0x1da ./src/mcp24aaxx.o + .debug_line 0x0000000000001a9f 0x66 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_shi.o) + .debug_line 0x0000000000001b05 0x69 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_udivsi3.o) + .debug_line 0x0000000000001b6e 0x70 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_divsi3.o) + .debug_line 0x0000000000001bde 0x5d /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_dvmd_tls.o) + .debug_line 0x0000000000001c3b 0x72 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_arm_cmpsf2.o) + .debug_line 0x0000000000001cad 0x104 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) + .debug_line 0x0000000000001db1 0x2ae /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) + .debug_line 0x000000000000205f 0x166 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + .debug_line 0x00000000000021c5 0xe1 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(eqsf2.o) + .debug_line 0x00000000000022a6 0x10d /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(gesf2.o) + .debug_line 0x00000000000023b3 0x10e /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(lesf2.o) + .debug_line 0x00000000000024c1 0x160 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + .debug_line 0x0000000000002621 0x2ce /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(subsf3.o) + .debug_line 0x00000000000028ef 0xc3 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(fixsfsi.o) + .debug_line 0x00000000000029b2 0xdd /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatsisf.o) + .debug_line 0x0000000000002a8f 0xe0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatunsisf.o) + .debug_line 0x0000000000002b6f 0x1d3 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(muldf3.o) + .debug_line 0x0000000000002d42 0xee /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(extendsfdf2.o) + .debug_line 0x0000000000002e30 0x11b /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(truncdfsf2.o) + .debug_line 0x0000000000002f4b 0x71 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_clzsi2.o) + .debug_line 0x0000000000002fbc 0x1b4 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-memset.o) + +.debug_frame 0x0000000000000000 0xcf8 + *(.debug_frame) + .debug_frame 0x0000000000000000 0x40 ./system/src/newlib/_exit.o + .debug_frame 0x0000000000000040 0x88 ./system/src/newlib/_startup.o + .debug_frame 0x00000000000000c8 0x50 ./system/src/newlib/_syscalls.o + .debug_frame 0x0000000000000118 0x40 ./system/src/cortexm/_initialize_hardware.o + .debug_frame 0x0000000000000158 0x20 ./system/src/cortexm/_reset_hardware.o + .debug_frame 0x0000000000000178 0x80 ./system/src/cortexm/exception_handlers.o + .debug_frame 0x00000000000001f8 0x48 ./system/src/cmsis/system_stm32f0xx.o + .debug_frame 0x0000000000000240 0x20 ./system/src/cmsis/vectors_stm32f0xx.o + .debug_frame 0x0000000000000260 0x78 ./src/delay.o + .debug_frame 0x00000000000002d8 0xc4 ./src/i2c.o + .debug_frame 0x000000000000039c 0x190 ./src/ili9341.o + .debug_frame 0x000000000000052c 0xdc ./src/ili9341gfx.o + .debug_frame 0x0000000000000608 0x2e0 ./src/main.o + .debug_frame 0x00000000000008e8 0xfc ./src/mcp24aaxx.o + .debug_frame 0x00000000000009e4 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_udivsi3.o) + .debug_frame 0x0000000000000a04 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_divsi3.o) + .debug_frame 0x0000000000000a24 0x28 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) + .debug_frame 0x0000000000000a4c 0x38 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) + .debug_frame 0x0000000000000a84 0x3c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + .debug_frame 0x0000000000000ac0 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(eqsf2.o) + .debug_frame 0x0000000000000aec 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(gesf2.o) + .debug_frame 0x0000000000000b18 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(lesf2.o) + .debug_frame 0x0000000000000b44 0x3c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + .debug_frame 0x0000000000000b80 0x38 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(subsf3.o) + .debug_frame 0x0000000000000bb8 0x20 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(fixsfsi.o) + .debug_frame 0x0000000000000bd8 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatsisf.o) + .debug_frame 0x0000000000000c04 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatunsisf.o) + .debug_frame 0x0000000000000c30 0x3c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(muldf3.o) + .debug_frame 0x0000000000000c6c 0x2c /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(extendsfdf2.o) + .debug_frame 0x0000000000000c98 0x30 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(truncdfsf2.o) + .debug_frame 0x0000000000000cc8 0x30 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-memset.o) + +.debug_str 0x0000000000000000 0x3496 + *(.debug_str) + .debug_str 0x0000000000000000 0x557 ./system/src/newlib/_exit.o + 0x60d (size before relaxing) + .debug_str 0x0000000000000557 0x16d ./system/src/newlib/_startup.o + 0x33c (size before relaxing) + .debug_str 0x00000000000006c4 0x8a ./system/src/newlib/_syscalls.o + 0x63e (size before relaxing) + .debug_str 0x000000000000074e 0x6e ./system/src/cortexm/_initialize_hardware.o + 0x245 (size before relaxing) + .debug_str 0x00000000000007bc 0x79 ./system/src/cortexm/_reset_hardware.o + 0x23f (size before relaxing) + .debug_str 0x0000000000000835 0xb0 ./system/src/cortexm/exception_handlers.o + 0x682 (size before relaxing) + .debug_str 0x00000000000008e5 0xf2 ./system/src/cmsis/system_stm32f0xx.o + 0x2e3 (size before relaxing) + .debug_str 0x00000000000009d7 0x56 ./system/src/cmsis/vectors_stm32f0xx.o + 0x1f2 (size before relaxing) + .debug_str 0x0000000000000a2d 0x26b ./src/delay.o + 0x471 (size before relaxing) + .debug_str 0x0000000000000c98 0xd7 ./src/i2c.o + 0x2bb (size before relaxing) + .debug_str 0x0000000000000d6f 0x1cb ./src/ili9341.o + 0x7f1 (size before relaxing) + .debug_str 0x0000000000000f3a 0x138 ./src/ili9341gfx.o + 0x754 (size before relaxing) + .debug_str 0x0000000000001072 0x631 ./src/main.o + 0x10d9 (size before relaxing) + .debug_str 0x00000000000016a3 0xb0 ./src/mcp24aaxx.o + 0x34b (size before relaxing) + .debug_str 0x0000000000001753 0x77 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_thumb1_case_shi.o) + .debug_str 0x00000000000017ca 0x77 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_udivsi3.o) + .debug_str 0x00000000000017ca 0x77 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_divsi3.o) + .debug_str 0x00000000000017ca 0x77 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_dvmd_tls.o) + .debug_str 0x00000000000017ca 0x2d /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_arm_cmpsf2.o) + 0x77 (size before relaxing) + .debug_str 0x00000000000017f7 0x12cd /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) + 0x139c (size before relaxing) + .debug_str 0x0000000000002ac4 0x123 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) + 0x2bf (size before relaxing) + .debug_str 0x0000000000002be7 0x10a /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + 0x2e4 (size before relaxing) + .debug_str 0x0000000000002cf1 0x2f /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(eqsf2.o) + 0x1f6 (size before relaxing) + .debug_str 0x0000000000002d20 0x34 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(gesf2.o) + 0x21a (size before relaxing) + .debug_str 0x0000000000002d54 0x10 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(lesf2.o) + 0x21a (size before relaxing) + .debug_str 0x0000000000002d64 0x78 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + 0x2e4 (size before relaxing) + .debug_str 0x0000000000002ddc 0x16 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(subsf3.o) + 0x2bf (size before relaxing) + .debug_str 0x0000000000002df2 0x2a /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(fixsfsi.o) + 0x200 (size before relaxing) + .debug_str 0x0000000000002e1c 0x45 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatsisf.o) + 0x286 (size before relaxing) + .debug_str 0x0000000000002e61 0x1b /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatunsisf.o) + 0x282 (size before relaxing) + .debug_str 0x0000000000002e7c 0x1d0 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(muldf3.o) + 0x416 (size before relaxing) + .debug_str 0x000000000000304c 0x27 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(extendsfdf2.o) + 0x231 (size before relaxing) + .debug_str 0x0000000000003073 0x19 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(truncdfsf2.o) + 0x290 (size before relaxing) + .debug_str 0x000000000000308c 0x77 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_clzsi2.o) + .debug_str 0x000000000000308c 0x40a /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-memset.o) + 0x8f3 (size before relaxing) + +.debug_loc 0x0000000000000000 0x6b00 + *(.debug_loc) + .debug_loc 0x0000000000000000 0x21 ./system/src/newlib/_exit.o + .debug_loc 0x0000000000000021 0x19d ./system/src/newlib/_startup.o + .debug_loc 0x00000000000001be 0x63 ./system/src/newlib/_syscalls.o + .debug_loc 0x0000000000000221 0xff ./system/src/cmsis/system_stm32f0xx.o + .debug_loc 0x0000000000000320 0x49 ./src/delay.o + .debug_loc 0x0000000000000369 0x112 ./src/i2c.o + .debug_loc 0x000000000000047b 0x46a ./src/ili9341.o + .debug_loc 0x00000000000008e5 0x22c ./src/ili9341gfx.o + .debug_loc 0x0000000000000b11 0xe60 ./src/main.o + .debug_loc 0x0000000000001971 0x2ac ./src/mcp24aaxx.o + .debug_loc 0x0000000000001c1d 0x39 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(_fixunssfsi.o) + .debug_loc 0x0000000000001c56 0xd21 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) + .debug_loc 0x0000000000002977 0x7fd /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + .debug_loc 0x0000000000003174 0x123 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(eqsf2.o) + .debug_loc 0x0000000000003297 0x2d6 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(gesf2.o) + .debug_loc 0x000000000000356d 0x1ba /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(lesf2.o) + .debug_loc 0x0000000000003727 0x916 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + .debug_loc 0x000000000000403d 0xe0e /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(subsf3.o) + .debug_loc 0x0000000000004e4b 0xb3 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(fixsfsi.o) + .debug_loc 0x0000000000004efe 0x209 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatsisf.o) + .debug_loc 0x0000000000005107 0x20a /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatunsisf.o) + .debug_loc 0x0000000000005311 0x107a /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(muldf3.o) + .debug_loc 0x000000000000638b 0x29b /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(extendsfdf2.o) + .debug_loc 0x0000000000006626 0x335 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(truncdfsf2.o) + .debug_loc 0x000000000000695b 0x1a5 /usr/lib/gcc/arm-none-eabi/7.3.1/../../../arm-none-eabi/lib/thumb/v6-m/libg_nano.a(lib_a-memset.o) + +.debug_macinfo + *(.debug_macinfo) + +.debug_weaknames + *(.debug_weaknames) + +.debug_funcnames + *(.debug_funcnames) + +.debug_typenames + *(.debug_typenames) + +.debug_varnames + *(.debug_varnames) +OUTPUT(arm-electronicload.elf elf32-littlearm) + +.debug_ranges 0x0000000000000000 0xb98 + .debug_ranges 0x0000000000000000 0x18 ./system/src/newlib/_exit.o + .debug_ranges 0x0000000000000018 0x98 ./system/src/newlib/_startup.o + .debug_ranges 0x00000000000000b0 0x20 ./system/src/newlib/_syscalls.o + .debug_ranges 0x00000000000000d0 0x18 ./system/src/cortexm/_initialize_hardware.o + .debug_ranges 0x00000000000000e8 0x10 ./system/src/cortexm/_reset_hardware.o + .debug_ranges 0x00000000000000f8 0x40 ./system/src/cortexm/exception_handlers.o + .debug_ranges 0x0000000000000138 0x30 ./system/src/cmsis/system_stm32f0xx.o + .debug_ranges 0x0000000000000168 0x10 ./system/src/cmsis/vectors_stm32f0xx.o + .debug_ranges 0x0000000000000178 0x48 ./src/delay.o + .debug_ranges 0x00000000000001c0 0x60 ./src/i2c.o + .debug_ranges 0x0000000000000220 0x80 ./src/ili9341.o + .debug_ranges 0x00000000000002a0 0xb0 ./src/ili9341gfx.o + .debug_ranges 0x0000000000000350 0x130 ./src/main.o + .debug_ranges 0x0000000000000480 0x50 ./src/mcp24aaxx.o + .debug_ranges 0x00000000000004d0 0x160 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(addsf3.o) + .debug_ranges 0x0000000000000630 0x48 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(divsf3.o) + .debug_ranges 0x0000000000000678 0x18 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(eqsf2.o) + .debug_ranges 0x0000000000000690 0x58 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(gesf2.o) + .debug_ranges 0x00000000000006e8 0x60 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(lesf2.o) + .debug_ranges 0x0000000000000748 0x68 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(mulsf3.o) + .debug_ranges 0x00000000000007b0 0x168 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(subsf3.o) + .debug_ranges 0x0000000000000918 0x18 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(fixsfsi.o) + .debug_ranges 0x0000000000000930 0x18 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatsisf.o) + .debug_ranges 0x0000000000000948 0x18 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(floatunsisf.o) + .debug_ranges 0x0000000000000960 0x1e8 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(muldf3.o) + .debug_ranges 0x0000000000000b48 0x18 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(extendsfdf2.o) + .debug_ranges 0x0000000000000b60 0x38 /usr/lib/gcc/arm-none-eabi/7.3.1/thumb/v6-m/libgcc.a(truncdfsf2.o) diff --git a/Release/arm-electronicload_rework_2022.elf b/Release/arm-electronicload_rework_2022.elf new file mode 100755 index 0000000..848a239 Binary files /dev/null and b/Release/arm-electronicload_rework_2022.elf differ diff --git a/Release/arm-electronicload_rework_2022.hex b/Release/arm-electronicload_rework_2022.hex new file mode 100644 index 0000000..8bb778e --- /dev/null +++ b/Release/arm-electronicload_rework_2022.hex @@ -0,0 +1,2073 @@ +:020000040800F2 +:1000000000200020790100087D0100087F01000820 +:1000100000000000000000000000000000000000E0 +:10002000000000000000000000000000990100082E +:1000300000000000000000009B010008A906000865 +:10004000A90100080000000045380008A9010008C7 +:10005000A9010008A9010008E5350008A901000868 +:1000600000000000A9010008A9010008A90100087A +:10007000A9010008A9010008A9010008000000006A +:10008000A901000800000000000000000D38000871 +:10009000E9370008E5360008A901000839360008EC +:1000A000A901000811360008A9010008A9010008EB +:1000B000A90100080000000000000000000000008E +:1000C0005FF808F173B500F091F8204A204B214900 +:1000D0008B4226D30021204B204A934224D3002573 +:1000E00000F088F801A9684600F078F81C4E1D4C15 +:1000F000A41BA410AC4219DC00261B4D1B4C641B36 +:10010000A410B44217DC0199009802F067FA0600C7 +:10011000174D184C641BA410002C11DC300000F0AB +:1001200059F801CA01C3D3E702C3D6E7AB00F358BD +:1001300098470135DEE7B300EB5898470136E0E712 +:10014000013CA300EB589847E6E7C0462081000831 +:10015000000000202400002024000020B400002023 +:10016000D4010008D4010008D4010008D40100081B +:10017000D4010008D401000809480047FEE7042024 +:100180007146084202D0EFF3098001E0EFF30880E6 +:100190007146044A1047FEE7FEE7FEE7704700009D +:0A01A000C500000897010008FEE703 +:1001AC00208100080000002024000020208100088D +:1001BC00000000000000000024000020B40000201B +:0801CC0000000000000000002B +:1001D40010B500F011F8000001230360014B0B601F +:1001E4007047C0460000002010B500F013F810BDA1 +:1001F40010B500F08BF810BDBFF34F8F034B044ACA +:10020400DA60BFF34F8FC046FDE7C04600ED00E063 +:100214000400FA0513B50121344B35481A680A4322 +:100224001A605A6802405A601A68324802401A60DA +:100234001A68314802401A605A68304802400F2058 +:100244005A60DA6A8243DA621A6B2D4802401A63F2 +:100254005A6B80208A435A6300229A60009201926A +:100264008022196852020A431A608002A022040004 +:10027400D20119680140019100990131009101995D +:10028400002902D100999142F3D11A68224000D08A +:1002940001220192019A012A26D11121194A1160E1 +:1002A4005A6819495A605A685A605A680A405A602A +:1002B4008822596852030A435A60802219685204FA +:1002C4000A431A608022920419681142FCD0032167 +:1002D4005A688A435A60022259680A430C215A60B8 +:1002E4005A680A40082AFBD113BDC04600100240D8 +:1002F4000CB8FF08FFFFF6FEFFFFFBFFFFFFC0FF88 +:10030400ACFEFFFF00200240FF7FC0FF0C2270B54F +:10031400134D144E6B681340042B01D0082B0AD0E4 +:10032400114B33606B68114A1B061B0FD35C326898 +:10033400DA40326070BD0F23C0226C686968A40C77 +:100344001C4052020234114203D109484443346030 +:10035400E8E7E96A04481940013103F0A9FAF5E72E +:10036400001002401800002000127A00080000204B +:1003740000093D0004221300104202D18007C00F7F +:10038400431C1800704700000138C3B20020032B3F +:1003940002D8024A9B0098587047C046344B000864 +:1003A4000823022803D01033042800D000231800A7 +:1003B40070470000F0B53D4D87B004920391EA1CEC +:1003C400D27F0600002A54D1394AD47FE4B2002CEB +:1003D4004FD11800FFF7CEFF0700FFF7D5FF0190BC +:1003E4003800FFF7DDFF01210590300000F0A8F987 +:1003F400BB1CDBB219003000029300F0A7F9220005 +:100404005021300000F0AEF95023294AD3776B1CF9 +:10041400029ADC77AB1CDA776B1DDC77039B1B0A33 +:100424002B746B461B7B6B7408235B429C466346B0 +:10043400E2B253430599CB18DBB2974228D8422342 +:10044400326830001343336000F074F9174B1948D5 +:100454000233D97FC9B203F0B5FA174B010018680B +:1004640003F026FA154B80B2013880B298421BD1B2 +:10047400F3690E4BD91CCA7F032A07D10433DA7FF0 +:10048400502A03D10022CA77DA77F26107B0F0BDAF +:100494000199049AA01C0A40DA402818D2B20B0A27 +:1004A400027401930134C2E7C046DDE73C0000203A +:1004B40040000020A086010018000020FFFF00007B +:1004C400F7B5040010000F00FFF754FF4F4D0190E3 +:1004D400EB1CDB7F002B26D14D4BDE7FF6B2002ECA +:1004E40021D13100200000F02BF90221200000F07E +:1004F4002DF932002000502100F034F95023444AF1 +:100504002000D37702226B1CDE77AB1CDA776B1DDD +:10051400DE773B0A2B744223FFB26F7422681343C5 +:10052400236000F007F9394D3A48AB1CD97FC9B2B2 +:1005340003F048FA384B0100186803F0B9F980B2A7 +:100544000138364B80B2984256D1E369EB1CDA7F0E +:10055400032A33D12A1DD77FFFB2502F2ED1002674 +:100564002000DE773100E66100F0EAF8019920000E +:1005740000F0ECF839000122200000F0F3F8019BB0 +:100584006F1CFB77AB1CDE776B1DDE7704232268C0 +:1005940020001343236000F0CDF8F97F1D48C9B251 +:1005A40003F010FA1C4B0100186803F081F980B2C3 +:1005B40001381A4B80B2984220D1E369EB1CDB7FEF +:1005C4000024042B16D12B1DDB7F502B12D1019854 +:1005D4000826FFF7E5FE220076423300D1B24B43F2 +:1005E400019FC318DBB28F420AD80023EA1C0435EA +:1005F400D377EB772000FEBDC046A1E7C046D7E71E +:10060400A95C013299406418E7E7C0463C00002029 +:1006140040000020A086010018000020FFFF000019 +:10062400FA210C4B10B51868890003F041F90A4B04 +:10063400013898420DD8C021084A0906506008487C +:10064400036A1B021B0A0B430362002393600733F4 +:10065400136010BD18000020FFFFFF0010E000E051 +:1006640000ED00E0034B1A68002A02D01A68013A30 +:100674001A60704730000020094B1A6880189042B5 +:1006840006D919688A4202D819688842F9D870478D +:1006940019688A42FCD919688842F9D8F7E7C04634 +:1006A4003800002010B5FFF7DDFF024A136801335C +:1006B400136010BD380000201A4B1B4A1969904280 +:1006C40026D1802292030A431A611A6917490A4003 +:1006D4001A611022196B0A431A63002202604260F5 +:1006E4000261196B10320A431A63A0230269DB0505 +:1006F40013430361942302699B011343036125237C +:1007040002691343036101230268134303607047C2 +:100714008022D2030A431A611A6905490A401A6100 +:10072400DBE7C0460010024000540040FFFFDFFF3B +:10073400FFFFBFFF802342689B0113434360704760 +:100744000123194049064160704700004368044A88 +:100754000904134043604368194341607047C0462D +:10076400FFFF00FF43684900DB0ADB024360436884 +:1007740019434160012143680A4092021A434260CE +:1007840070470000F7B500932C4B0191DB7F050007 +:1007940017002B4C002B35D12A4BDE7FF6B2002EEE +:1007A40030D111004660FFF7D1FF012200992800E3 +:1007B400FFF7D8FF009A234B2349DA77621CA31C66 +:1007C400D777DE7704230534E677086803430B60A4 +:1007D400802369689B010B436B60D17F1B48C9B2BE +:1007E40003F066F81A4B0100186803F061F8134B24 +:1007F40080B2002804D0DA7F013880B2042AF8D10C +:100804000023EB610E4B0020DA1CD17F04290FD1A9 +:10081400191DC97F009CA1420AD1D07F0022C0B219 +:10082400D1B28F4205D80022D91C0433CA77DA77B3 +:10083400FEBD995C019CA1540132F1E73F00002008 +:100844003C0000204000002000540040A08601002D +:1008540018000020F7B52D4E00930191F31CDB7FA7 +:1008640005001700002B23D1294BDC7FE4B2002CB8 +:100874001ED111004460FFF769FF2200009928008F +:10088400FFF770FF224B009ADA773200731CDC7793 +:10089400B31CDF77731DDC77E3B29F4230D8422369 +:1008A4002A6813432B6080236A689B0113436B609F +:1008B4000236F17F1748C9B202F0FAFF164B010065 +:1008C400186802F0F5FF114B80B2DA1C002804D03E +:1008D400D17F013880B20329F8D1D91CEA69CA7FD3 +:1008E4000020032A09D10433DC7F009E0200B442B5 +:1008F40003D1C87FCA77C0B2DA770023EB61FEBDAB +:10090400019B195D131919740134C5E73C000020DB +:1009140040000020A086010018000020F7B5334BEA +:100924003349344800229A5E0025455F0B88AD1890 +:100934001BB29D4200DD1D00EE43F6172E4B2E40E8 +:1009440036B21E800B882D491BB20020085E801829 +:10095400984200DD1800C343DB171840284B07B248 +:100964001F80284B284A0021595E284B0024145F1D +:100974009C461B8864181BB29C4200DD1C00E343A8 +:10098400DB17234A23401BB213806246009313886B +:100994000193204B00229B5E9C46019B61441AB24A +:1009A400914200DD1100CA43D2171B4B11400AB219 +:1009B4001A8001239C46BE4204D0009B9A1A5342DB +:1009C40053419C466246154B1A7000239D420ADC33 +:1009D400074A1288824206D19C4204DC0B4B1B88D6 +:1009E4005B1A5A4253410E4A1370F7BD640000204B +:1009F4001E000020760000206A0000206E00002007 +:100A04007A00002072000020680000201C000020F2 +:100A1400740000206C000020780000206200002098 +:100A240066000020002310B5034A1380034A138094 +:100A3400FFF774FF10BDC046640000207200002060 +:100A44000023084A10B51380074A1380074B1A88FD +:100A5400074B1A80074B1A88074B1A80FFF75EFF73 +:100A640010BDC04676000020680000201E00002053 +:100A74006E0000201C0000206C000020902308223F +:100A8400DB059A61043A9A610C321A8570470000BA +:100A940090230422DB051A85034B044A1870802333 +:100AA40091880B4393807047700000200030014010 +:100AB40090230422DB059A61034B044A18708023B7 +:100AC40091880B43938070477000002000300140F0 +:100AD400F8B5070016000D001C002A20FFF7D8FF08 +:100AE400380AFFF7E5FFF8B2FFF7E2FF300AFFF735 +:100AF400DFFFF0B2FFF7DCFF2B20FFF7C9FF280A66 +:100B0400FFF7D6FFE4B2E8B2FFF7D2FF2000FFF709 +:100B1400CFFF2000FFF7CCFF2C20FFF7B9FFF8BD73 +:100B240010B5FFF7ABFF90231024DB059C61012077 +:100B3400FFF7AEFFCB20FFF7ABFF3920FFF7B8FF7D +:100B44002C20FFF7B5FF0020FFF7B2FF3420FFF79A +:100B5400AFFF0220FFF7ACFFCF20FFF799FF002083 +:100B6400FFF7A6FFC120FFF7A3FF3020FFF7A0FF88 +:100B7400E820FFF78DFF8520FFF79AFF0020FFF79D +:100B840097FF7820FFF794FFEA20FFF781FF00200A +:100B9400FFF78EFF0020FFF78BFFED20FFF778FFB4 +:100BA4006420FFF785FF0320FFF782FF1220FFF781 +:100BB4007FFF8120FFF77CFFF720FFF769FF2020EC +:100BC400FFF776FFC020FFF763FF2320FFF770FFD6 +:100BD400C120FFF75DFF2000FFF76AFFC520FFF784 +:100BE40057FF3E20FFF764FF2820FFF761FFC7206F +:100BF400FFF74EFF8620FFF75BFF3620FFF748FF25 +:100C04004820FFF755FF3A20FFF742FF5520FFF732 +:100C14004FFFB120FFF73CFF0020FFF749FF1820EA +:100C2400FFF746FFB620FFF733FF0820FFF740FF2A +:100C34008220FFF73DFF2720FFF73AFFF220FFF75E +:100C440027FF0020FFF734FF2620FFF721FF0120B4 +:100C5400FFF72EFFE020FFF71BFF0F20FFF728FF11 +:100C64003120FFF725FF2B20FFF722FF0C20FFF791 +:100C74001FFF0E20FFF71CFF0820FFF719FF4E206F +:100C8400FFF716FFF120FFF713FF3720FFF710FFE0 +:100C94000720FFF70DFF2000FFF70AFF0320FFF7EF +:100CA40007FF0E20FFF704FF0920FFF701FF0020D4 +:100CB400FFF7FEFEE120FFF7EBFE0020FFF7F8FE52 +:100CC4000E20FFF7F5FE1420FFF7F2FE0320FFF7D6 +:100CD400EFFE1120FFF7ECFE0720FFF7E9FE3120BD +:100CE400FFF7E6FEC120FFF7E3FE4820FFF7E0FE32 +:100CF4000820FFF7DDFE0F20FFF7DAFE0C20FFF7D8 +:100D0400D7FE3120FFF7D4FE3620FFF7D1FE0F20A7 +:100D1400FFF7CEFE1120FFF7BBFE2920FFF7B8FE38 +:100D240010BD10B50400000AFFF7C2FEE0B2FFF7E1 +:100D3400BFFE10BDF7B500210E4F0F4E3A88338821 +:100D4400013A013B01909BB292B20800FFF7C0FE4A +:100D540000243B88A3420BD8F7BD0198FFF7E1FFBD +:100D64000135ADB23388AB42F7D80134A4B2F0E711 +:100D74000025F7E71E0000201C00002010B5140019 +:100D8400002814DB0A4B1B88984210DA00290EDB7A +:100D9400084B1B8899420ADA80B289B2421C4B1C68 +:100DA4009BB292B2FFF794FE2000FFF7BAFF10BD8A +:100DB4001E0000201C00002070B51D000F4B140005 +:100DC4001B88834215D90E4B1A888A4211D91A8876 +:100DD4000E19964202DD1C88641AA4B24B1EE31855 +:100DE4009BB20200FFF774FE013C064BA4B29C4286 +:100DF40000D170BD2800FFF794FFF5E71E00002026 +:100E04001C000020FFFF0000F8B51D00144B140067 +:100E14001A8890421FDA134A128891421BDA002979 +:100E240019DB002802DA24180020A4B21F8886B235 +:100E34000019B84202DD1C88A41BA4B2721E89B238 +:100E4400A21892B20B003000FFF742FE013C064BA1 +:100E5400A4B29C4200D1F8BD2800FFF762FFF5E779 +:100E64001E0000201C000020FFFF0000F7B5150045 +:100E7400194A1C0008AB1F88138883421ED9174BDC +:100E84001E888E421AD9168801964619B446019EC8 +:100E9400B44502DD15882D1AADB21A880E19964292 +:100EA40002DD1C88641AA4B24B1E421EE318AA1861 +:100EB4009BB292B2FFF70CFE002C0AD1F7BD3800AA +:100EC400FFF72FFF013EB6B2002EF8D1013CA4B2C9 +:100ED400F2E72E00F8E7C0461E0000201C000020A8 +:100EE40070B504003620FFF7D3FDA0260320114D72 +:100EF40020407600104C022817D0032817D0012870 +:100F04000CD04820FFF7D4FDF0232B802680FFF778 +:100F140005FDFFF787FDFFF793FD70BD2820FFF760 +:100F2400C7FDF0232E802380F1E78820EAE7E8203C +:100F3400F5E7C0461E0000201C00002010B5CB08B9 +:100F4400C3185C7818782402044398780004044396 +:100F5400D87800062043072400BA21401934884079 +:100F6400641A944204D208241B79611A0B41184371 +:100F740020239A1AD04010BD84B010B503910849BB +:100F840005930B000492029002AA13CA13C313CA56 +:100F940013C312681A6010BC08BC04B01847C046DA +:100FA4007C000020024B00B21880024B198070476D +:100FB400A800002098000020024B1880024B1980E2 +:100FC4007047C046B0000020AE000020F0B58FB0DE +:100FD400039314AB1B880992089315AB1A7816ABCC +:100FE4001B7802900493C94B1B8898424FDAC84B74 +:100FF4001B8899424BDA06231F0057439C46C319AA +:10100400002B44DD049BDB00C81800283FDD039857 +:10101400089CA04200D007E1052309988EB24343FF +:10102400012A00D0E9E00499012900D0E5E000227A +:101034000592B84A9B18069300231D00069A04994A +:10104400D25C0A4201D0012215436D000133EDB296 +:10105400052BF3D100246D086B469F8A002D0AD01E +:10106400A4B21F2D15D10522029B31B2E418039BB3 +:1010740020B2FFF7C9FE049B01375B00DBB2BFB2AD +:10108400049301363BB2B6B20593082FD4D10FB006 +:10109400F0BD1E2D06D1029B31B2E41820B2039B91 +:1010A4000422E6E71C232B401C2B0CD1029B31B2FB +:1010B400E01800B2039B0322FFF7A6FE2D01EDB258 +:1010C400043424B2C8E718232B40182B0BD1029BFD +:1010D40031B2E01800B2039B0222ED00FFF794FE48 +:1010E400EDB20334EDE7EB060AD5029B31B2E0180A +:1010F40000B2039AAD00FFF741FEEDB20234E0E71F +:101104006D00EDB20134DCE70B9A0699D25C0A4219 +:1011140001D00122164376000133F6B2052BF3D138 +:1011240000247608002E0DD0A4B21F2E1BD16C43D0 +:10113400029B079AE418039BA0B20093049B390016 +:10114400FFF794FE069B5B00DBB20693059B013B15 +:101154009BB20593049BFF18059BBFB2002B96D04E +:1011640000231E00D0E71E2E08D16C43029B089A70 +:10117400E418039BA0B20093049BE0E71C233340D4 +:101184001C2B10D120006843029B099AC018039BB2 +:1011940080B200933900049BFFF768FE3601F6B273 +:1011A400043424B2BEE718233340182B0FD1200097 +:1011B4006843029B0A9AC018039B80B200933900CB +:1011C400049BF600FFF752FEF6B20334E9E7F30698 +:1011D4000FD520006843029B2A00C018039B80B2ED +:1011E40000933900049BB600FFF740FEF6B20234C8 +:1011F400D7E77600F6B20134D3E795B26A000A92D3 +:1012040003226A430992AA00089205226A430792BC +:101214006A46128A3700049208220592073A069217 +:101224003C4A9B180B939BE73B48029C008800199F +:1012340080B204B20594394C0025655F059CA54233 +:1012440000DC24E7364C2688711889B20791694678 +:101254001C24095F0291334900268E5F02998E4255 +:1012640000DC14E7304900240C5F0599CF19A7422C +:1012740000DC0CE72D490027CF5F0299CB18BB4255 +:1012840000DC04E793B2624606935A436B461B8A1A +:1012940005990A93049BDB008C422EDC0C0012B2ED +:1012A400A0B2A418AC4201DD2A1A12B202998F42EC +:1012B40027DC0F001BB2B9B2FF18B74201DD731A65 +:1012C4001BB24E1E451EF318AA189BB292B2FFF72A +:1012D400FFFB0523099A5A4303330493073B0B92FC +:1012E4000793104B00229B5E029A934200DCCEE6E9 +:1012F4000A9B9B181BB20C9324E0121B821812B297 +:10130400CEE70799DB1BCB181BB2D4E71E000020E5 +:101314001C0000205A7A0008640000207A00002093 +:1013240072000020780000206A0000207400002071 +:101334002E4B00229B5E029A934218DD029B0133DE +:101344001BB20293029B0C9A934205D0284B0022B5 +:101354009B5E029A9342EBDC079B5B00DBB2079334 +:10136400049B013BDBB20493002BBAD18FE6002728 +:10137400204B0B9A059CD3180D93039A0D9B09924D +:10138400DB5D079A134201D1089B0993069B1E1942 +:10139400B6B235B2A54218D101372C00052FECD1D5 +:1013A400069BF61836B2AE42C8D0134B00229B5EA1 +:1013B400AB4207DC114B00229B5EAB4202DD089876 +:1013C400FFF7AFFC01352DB2EDE70B4B00229B5E1E +:1013D400A34207DC094B00229B5EA34202DD09986D +:1013E400FFF79FFC013424B2D4E7C0467400002008 +:1013F400780000205A7A00086A0000207A00002051 +:10140400F0B589B00600079105920693002910D122 +:1014140000280CD06A466846354B0E991C880F9BF1 +:10142400928A008B9BB289B20094FFF71FFD09B02A +:10143400F0BD00242500059B0393069B049301271C +:10144400039B013B9F400393079B1F403CD0002C10 +:101454000FDD002E36D0264B0498A2B20E991C88BC +:101464000F9B801A00949BB289B280B2FFF7FEFCF6 +:10147400002401352DB2049B01330493039B002BFC +:10148400DDD1059A069B944663441F00002D0BDDB5 +:10149400184BAAB20E991D880F9BB81A9BB289B239 +:1014A40080B20095FFF7E2FC002CC0DD002EBED018 +:1014B4000F4BA2B20E991C880F9BB81A9BB289B22B +:1014C40080B2B1E73400D4E7002D0DDD094B049858 +:1014D400AAB20E991D880F9B801A00959BB289B2FF +:1014E40080B2FFF7C3FC3D00013424B2C3E7C04619 +:1014F400AE000020B0000020F0B5C34E93B0B37B23 +:10150400834203D8F27BC11A82420CD2317C8142DD +:1015140000D966E1727C824200D262E1411AF07B1A +:101524000918C91A0131B07CB27C41433068FFF715 +:1015340005FDB46803222318002118000393FFF764 +:10154400FDFC002800D04CE1F57C03212A0003981F +:10155400FFF7F4FC0590347D03352200290003983D +:10156400FFF7ECFC0890777D65193A002900039891 +:10157400FFF7E4FC012319007A1E9140040008429D +:1015840001D0BB40C41A7D19B77D29003A000398E5 +:10159400FFF7D4FC012319007A1E9140060008428B +:1015A40001D0BB40C61A984B7D19DF7D29003A0053 +:1015B4000398FFF7C3FC954B1A8812B2002A01DA8C +:1015C40000221A801A8812B21219069205D51A88B6 +:1015D400121B12B21A80002306938D4B059A0699AA +:1015E4001B8852189A4213DD8A4B1B78002B00D1BA +:1015F400F7E0864B002C00DAAEE000221A80864A1F +:1016040081491388097E5B189BB2138000230693DB +:101614008149824B0A881B889A4200D3E1E07B19F6 +:101624000293794B0A885B7E80B29B18089A0D90CE +:101634009B1A9B1B07937A4B04921A88794B1B883D +:101644009A4200D1C4E0714B1A88774B0020185E8F +:101654000B88764912180027CF5F0699DB194118C9 +:101664000691079992B27F180D99069C5018059916 +:1016740080B209199BB2814200DDB4E06C490024B8 +:101684000C5FA04200DBA0B25F49089D097EED1902 +:10169400591889B28D4200DDA9B2664D0026AD5FAE +:1016A400A94200DBA9B2013880B207906248002643 +:1016B400805F079E864200DA8DE0069EB24200DD1E +:1016C400320016B2321C002E00DA002212B2A242FC +:1016D40000DB80E0013989B20C91584900268E5F05 +:1016E4000C99B14277DBBB4200DD3B001BB2191CF5 +:1016F400002B00DA002109B28D426CDD151C8242F8 +:1017040000DA051C2BB21093ADB2341C8E4200DA01 +:101714000C1C93B20E9389B20C9B079A0E98A4B238 +:10172400FFF7D6F9BC4200DA6CE0BFB2049B002B91 +:1017340000DD85E00C990798109B01310130CF1B27 +:10174400C01A4743364BBFB2188880B2012F00D964 +:1017540020E1FFF7E6FA3EE0644224B21C804EE743 +:10176400029B039A591CDB08D35C072202980124CC +:10177400024080201041184206D003220398FFF74C +:10178400DDFB0299841C0431002620270291059B6D +:101794009D1B202D00DD3D0002992A000398FFF7D0 +:1017A400CDFB079A069B01009B19009201942A0025 +:1017B4000020FFF725FE029B76195B190293059B17 +:1017C400B342E4D8079B1B190793049B1B1B049388 +:1017D400049B002BC4DC0D4B0D9A1888801800B2B2 +:1017E400188013B0F0BD88B248E70D4B0136188855 +:1017F400B6B280B2FFF795FA079B9E42F5D9013441 +:10180400A4B28FE72E00F7E77C000020A800002098 +:101814001E00002025000020980000201C0000204D +:10182400AE000020B0000020640000207200002000 +:101834007A000020780000206A0000207400002054 +:10184400029B039A01330893029B0299DB08D35C41 +:1018540007220A40802111410A00012109911A42FC +:1018640009D0089903220398FFF768FB831C0993A6 +:10187400029B04330893099B0B93089B0293099BD7 +:10188400FF18BBB20F930F9B0B9A9F1A1300BFB2A2 +:101894005A1E0B9205D2049B099A0F9F9B1A04931C +:1018A40044E73E4B00229B5EBB423FDD6B461C8BF4 +:1018B40000230A93089B0293059B0A9A9D1A202DE4 +:1018C40000D92025354B00229B5EBB4212DC344BF1 +:1018D40000229B5EBB420DDD01262A00029903987B +:1018E400FFF72CFB6B1E9E401190002E3AD1029BF9 +:1018F4005B1902930A9B5B190A930A9A059B93420C +:10190400DAD8264B00229B5EBB42BCDC244B00226F +:101914009B5EBB42B7DD079BA342B4D3214B01348A +:101924001888A4B280B2FFF7FCF9F4E71C4B00223C +:101934009B5EBB42BADD0E9C10E01B4B00229B5EFB +:10194400A34209DC194B00229B5EA34204DD154B24 +:10195400188880B2FFF7E5F90134A4B2069B9C42D3 +:10196400EBDBA3E7104B00229B5E9C420CDB0F4B8E +:1019740000229B5E9C4207DA119B334208D00C4B39 +:10198400188880B2FFF7CDF901347608A4B2ACE729 +:10199400044BF5E7FFF7C5F9013FD3E674000020D7 +:1019A40078000020AE0000206A0000207A000020A9 +:1019B400B0000020F0B5020087B00A280CD1224BF9 +:1019C40022491A780B88D2009B1800229BB20B8004 +:1019D4001F4B1A8007B0F0BD0D28FBD01C4C1B4ECA +:1019E4001C4B1D4D208831881B882D889BB2059582 +:1019F400154D04932F782B7809B20293059B00B2FE +:101A040000930197049BFFF7E1FA062229782388C3 +:101A14004A439B181BB22380104B1B78002BD9D050 +:101A24000F4B22881988062328785B42434312B25D +:101A34005B189A42CEDD2A783388D2009B189BB279 +:101A4400338000232380C5E7AA00002098000020EB +:101A5400A8000020B0000020AE00002025000020D7 +:101A64001E00002010B5040000202056002800D1DC +:101A740010BD064B1B68002B04D0C0B2FFF73CFD21 +:101A84000134F1E7FFF796FFFAE7C0467C00002037 +:101A9400F8B500230E0014000A2785182B70013CAA +:101AA400E4B2FF2C00D1F8BD3000390001F086FF0C +:101AB400013D303129703000390001F0F9FE060093 +:101AC400EDE70000084A0023118A890700D5033393 +:101AD400128A520701D501225340044A137000228E +:101AE400034B1A707047C0460004004828000020C9 +:101AF400B20000200323034A107840B2034013705D +:101B040080107047B200002007B56B46D91D0F2323 +:101B1400184080380870513301220248FEF79AFEBB +:101B240007BDC0460054004007B56B46D91D0F23BE +:101B3400184040380870513301220248FEF78AFEEB +:101B440007BDC0460054004007B5030901A9603B26 +:101B540000010B704870602302220248FEF77AFEEF +:101B640007BDC0460054004013B5040000210822FC +:101B7400684602F089FF2100200080246B4608316A +:101B840064010288002A00D10480028802305A705D +:101B9400120A1A7002338842F3D16023082269467C +:101BA4000148FEF757FE13BD00540040F7B52B4E15 +:101BB40001900091F31CDB7F002B27D1284BDC7FA5 +:101BC400E4B2002C22D1274D21002800FEF7B8FDF5 +:101BD40001212800FEF7BAFD009F22006837FFB2FA +:101BE40028003900FEF7BEFD01221D4B2800DF77D7 +:101BF400731CDC77B31CDA77731DDC77019B3374B9 +:101C040042232A6813432B60FEF794FD134C1648B5 +:101C1400A31CD97FC9B201F0D5FE144B010018688A +:101C240001F046FE124B80B2013880B2984212D1C4 +:101C34000C4BE11CDA69C87F1A00032808D104346C +:101C4400009BE07F6833984202D10023CB77E3778F +:101C54000023D361F7BDC046E6E7C0463C00002040 +:101C64004000002000540040A0860100180000201D +:101C7400FFFF0000030013B5683301AC0322DBB29D +:101C840021000948FEF77EFD237860781B040002DA +:101C9400C318A078C01880239B0203405A425341C2 +:101CA4005B42184016BDC04600540040F8B5474C8E +:101CB400E31CDB7F002B24D1271DFD7FEDB2002D1B +:101CC4001FD1434E29003000FEF73AFD01213000B8 +:101CD400FEF73CFD2A0030001821FEF743FD1823CF +:101CE4000122FB77631CDD77A31CDA77631DDD77A4 +:101CF4000523237432683D33134333603000FEF709 +:101D040019FDA31CD97F3348C9B201F05BFE324BE5 +:101D14000100186801F0CCFD80B201382F4B80B26D +:101D240098424FD100272A4DE31CEF61DB7F032B40 +:101D340033D12B4BDE7FF6B2182E2ED1390028007A +:101D4400FEF7FEFC02212800FEF700FD310001220F +:101D54002800FEF707FD224B2800DE770223661CCD +:101D6400F377E318DF77631DDF7704232A681343CF +:101D74002B60FEF7DFFCF17F1648C9B201F022FEAA +:101D8400154B0100186801F093FD80B20138134B24 +:101D940080B2984218D10023EB61E11CCB7F002074 +:101DA400042B0CD1221DD37F182B08D12078637803 +:101DB40000031B01C018002380B2CB77D377002324 +:101DC400EB61F8BDC046A8E7C046DFE73C00002051 +:101DD40000540040A086010018000020FFFF00000E +:101DE40040000020F0B5032585B003AC1B4E07006E +:101DF400009101921A492A00200002F0F1FD2A0004 +:101E0400210018233000FEF725FD022323703B092F +:101E140063702A0021003F0118233000A770FEF7E9 +:101E240019FD009B2A001B096370009B21001B0104 +:101E3400A370300018232570FEF70CFD04232370D3 +:101E4400019B2A001B096370019B21001B01A370E5 +:101E540030001823FEF7FEFC05B0F0BD005400402E +:101E6400567F0008F0B50E00FA2187B089000400FF +:101E740001F01EFDFA2104ADE8708900200001F094 +:101E84009DFD88B2642101F013FD6421A870200037 +:101E940001F094FD88B20A2101F00AFD0A2168705C +:101EA400200001F08BFD264B29701A006946103280 +:101EB40091CA91C1186859689A68DB68FFF75CF8A1 +:101EC4000C211C20FFF76EF80324A64234D1002015 +:101ED4001C49671CFFB2FFF76FF8295D0222042F2B +:101EE40000D0012205A8FFF7D3FD05A8FFF7BAFD2E +:101EF400042F06D113480021FFF75EF81248FFF7BC +:101F0400B1FD013CE1D2114B69461A00103231CACD +:101F140031C19A6818685968DB68FFF72DF81221F7 +:101F2400BA20FFF73FF800210648FFF745F80848B4 +:101F3400FFF798FD07B0F0BD00210248C9E7C0468D +:101F4400F859000802F8000004800008444B000817 +:101F54000680000870B5244B86B01A00694610321A +:101F6400040061CA61C19A6818685968DB68FFF7A0 +:101F740003F843210020FFF715F800211B48FFF761 +:101F84001BF8FA212000890001F092FC032281B29F +:101F940005A8FFF77DFD05A8FFF764FD1448FFF7CA +:101FA40061FDFA212000890001F008FD032289B2B5 +:101FB40005A8FFF76DFD05A8FFF754FDBA204921D8 +:101FC400FEF7F0FF0B4B69461A00103231CA31C1DB +:101FD40059689A681868DB68FEF7CEFF0648FFF771 +:101FE40041FD06B070BDC046F859000880FD0000F0 +:101FF40004800008444B00082880000830B51E4CBB +:1020040085B000281CD01D4D3123612200950B2181 +:10201400E220FEF72BFF1E21F020FEF7C3FF29006C +:102024001748FEF7C9FF23006A46103323CB23C2A7 +:102034000FCCFEF7A1FF1348FFF714FD05B030BD28 +:10204400C825AD003123612200950B21E220FEF763 +:102054000DFF1E21F020FEF7A5FF29000848FEF71A +:10206400ABFF23006A46103323CB23C20FCCFEF709 +:1020740083FF0548E0E7C0469054000804F80000D8 +:10208400FFFF0000148000081C80000870B5732155 +:1020940086B004000020FEF785FF204B69461A0035 +:1020A400103261CA61C19A6818685968DB68FEF722 +:1020B40063FF00211A48FEF77FFFFA212000890000 +:1020C40001F0F6FB0322C1B205A8FFF7E1FC05A865 +:1020D400FFF7C8FC1348FFF7C5FCFA21200089006C +:1020E40001F06CFC032205A8FFF7D2FC05A8FFF75A +:1020F400B9FCBA207921FEF755FF0B4B69461A004B +:10210400103231CA31C159689A681868DB68FEF721 +:1021140033FF0648FFF7A6FC06B070BDF859000867 +:10212400A036000004800008444B00082D800008FD +:1021340070B5040086B000212748FEF73DFF274B09 +:10214400621E9A421CD90023B4220093A4212B338B +:102154000620FEF78BFEBA20AA21FEF723FF204BB0 +:1021640069461A00103231CA31C159689A68186830 +:10217400DB68FEF701FF1B48FFF774FC06B070BD77 +:102184001C20A421FEF70EFF174B69461A001032DB +:1021940061CA61C19A6818685968DB68FEF7ECFE89 +:1021A4000A21200001F084FB0422010004A8FFF7A7 +:1021B4006FFC04A8FFF756FC0C48FFF753FC200003 +:1021C4000A2101F0FBFB04A80122FFF761FC04A82B +:1021D400FFF748FCBFE7C046173100009E860100A8 +:1021E400444B00080F800008F859000804800008D8 +:1021F40070B51B4986B004001A48FEF7DDFE1A4B81 +:1022040069461A00103261CA61C19A68186859682F +:10221400DB68FEF7B1FE9721FD20FEF7C3FE6421C3 +:10222400200001F045FB032281B205A8FFF730FC32 +:1022340005A8FFF717FC0D48FFF714FC20006421E4 +:1022440001F0BCFB022289B205A8FFF721FC05A816 +:10225400FFF708FC0648FFF705FC06B070BDC04652 +:1022640018C60000D28900009054000804800008B9 +:102274000B80000870B51E4B86B058431D4901F011 +:1022840017FB1D49041F1D48FEF796FE1C4B6946AB +:102294001A00103261CA61C19A6818685968DB680B +:1022A400FEF76AFE8421FD20FEF77CFEFA21200061 +:1022B400890001F0FDFA0222010005A8FFF7E8FBFE +:1022C40005A8FFF7CFFBFA212000890001F076FB77 +:1022D400032205A8FFF7DCFB0A48FFF7C3FB05A8A8 +:1022E400FFF7C0FB0848FFF7BDFB06B070BDC04652 +:1022F40010270000EEFC000018C600001BF80000C8 +:1023040090540008048000080D800008F0B5354999 +:1023140087B0060005093448FEF74EFE334C6A4682 +:102324002300103383CB83C2E368A268206861680A +:10233400FEF722FE8020A8214000FEF733FE310A7A +:10234400032204A8FFF7A4FB04A8FFF78BFB28488B +:10235400FFF788FB0820284000D026486B0702D5E9 +:10236400254BC01880B2AB0702D5244BC01880B2ED +:10237400EB0702D5224BC01880B2FA21890001F084 +:1023840097FA012281B204A8FFF782FB04A8FFF7A1 +:1023940069FB1C48FFF766FB1B4B69461A001032A9 +:1023A40061CA61C19A6818685968DB68FEF7E4FD80 +:1023B4009720A5214000FEF7F5FD1448FFF752FBD6 +:1023C4003420A821FF30FEF7EDFD23006A461033C8 +:1023D40023CB23C20FCCFEF7CFFD0D48FFF742FB02 +:1023E40007B0F0BD18C6000004F8000090540008BF +:1023F4000480000888130000C4090000E2040000FF +:1024040071020000F87F0008A0730008248000080F +:102414002680000870B5214B86B01A006946040076 +:10242400103261CA61C19A6818685968DB68FEF79E +:10243400A3FD1B490020FEF7BFFDCC21F520FEF7CC +:10244400B1FD2188042204A8FFF722FB04A8FFF7AA +:1024540009FB144D2800FFF705FB6188042204A83A +:10246400FFF716FB04A8FFF7FDFADC21F520FEF7C1 +:1024740099FDA188042204A8FFF70AFB04A8FFF72A +:10248400F1FA2800FFF7EEFAE188042204A8FFF726 +:10249400FFFA04A8FFF7E6FA06B070BDC476000898 +:1024A40018C60000F97F000830B59021802400236D +:1024B4006400C90522005D00455B9A40002D04D1EB +:1024C4008A610133042BF5D130BD92B20A85F8E755 +:1024D400802310B53C4C5B022268134323608023A5 +:1024E4009B0222681A42FCD01123384A11680B431C +:1024F4001360636863600C2362681A40082A06D17B +:10250400032162688A43626062681A42FCD12368CC +:102514002F4A1340236080239B0422681A42FCD173 +:1025240063682C4A1A4088235B0313436360802347 +:1025340022685B041343236080239B0422681A42AD +:10254400FCD00223626813430C2263606368134067 +:10255400082BFBD1FDF7DAFE802362699B021A4344 +:10256400626180226169D2020A43626180226169E8 +:1025740012030A4362618022A16952010A43A261E3 +:102584008022E16992030A43E2610222E1690A437B +:10259400E2618022E16952000A43E2618022A1697A +:1025A40052020A43A261A2691343A3618023E26930 +:1025B4005B051343E3610123A2691A43A261A26983 +:1025C4001343A36110BDC046001002400020024026 +:1025D400FFFFFFFEFFFFC2FFF0B590230025CFB041 +:1025E40029001B03082222A82093219502F04CFA0B +:1025F400FFF76EFFFEF714F88023F24C9B03226969 +:10260400F148134323612369F04A042713402361EB +:10261400FEF752F89023DB051968ED4A80260A4339 +:102624001A609968EB4A36020A439A608222D96892 +:10263400D2050A43E849DA601D620A68E74B13438E +:102644000B60C0238A8813438B808A68E44B13434E +:102654008B60CA68E34B1343CB60E34B0B62E34BE1 +:102664001A883A431A809888E14A02439A804022A1 +:10267400188802431A808023DE489B0402681343AF +:1026840007220360DC4B1A85F332DA625D63188B30 +:10269400923A02431A830322188C0243D7481A84BD +:1026A400C28F3243C2870122F9261888104318804A +:1026B400988A10439882D2480685D24EC66206880C +:1026C4003E43068086891643868106881643068023 +:1026D400CD48CE4E0685CE4EC66286891643868187 +:1026E400068816430680CB4880260585CA4D7600A9 +:1026F400C562858915438581058815430580802039 +:10270400E56940052843E061C44805683543056030 +:10271400256AAC46802566466D0235432562256AE6 +:10272400BF4E354080262562056876003543056036 +:10273400256ABD432562256A2A432262199302232E +:10274400AC4A17910792216A1942FCD08022236A6D +:102754005200134323628023216A1B020B43CA27BE +:1027640053212362AF4B8C465F6259620021AE4E07 +:10277400AE4D19605E615D609D68AD4D99601D61EF +:10278400D961D962D96359649D682A0080252D04D2 +:10279400154380229D60D9601964FF315962016834 +:1027A40052000A43026062465F625A629A68A14913 +:1027B4000A409A60069301231C961A91069AD268DD +:1027C4001A42FBD0069A9C4BD361069B9A688823D5 +:1027D4005B011343069A9360FF23069A5362069A99 +:1027E400353B5362069A773B5362069BDA68802333 +:1027F4001343069AD3604023069AD2681A42FBD048 +:102804000023069A13608022069BDB689343069A92 +:10281400D36080235B02069AD2681A400592FAD1EB +:10282400FF23069A854D536280232A689B021A432C +:102834002A60AA681343AB608023E2695B051343F3 +:10284400E36180237E4A5B0191680B439360082314 +:102854002A681A432A606A681A436A60EA6813435A +:10286400EB60FFF72FF9774A774B64201360774BBF +:10287400136004235360764B9360FDF7FDFEFEF76F +:102884004FF90598FEF756FA0320FEF729FB059940 +:102894006920FEF787FB6F4C6A462300103383CB15 +:1028A40083C2A268E36820686168FEF765FB059946 +:1028B4006948FEF781FB6948FFF7D4F8B4225A4B04 +:1028C40052000A210598FEF79FFAE122564B1000A8 +:1028D4000A21FEF771FA544B7A224121E620FEF7D1 +:1028E40093FA514B7A22C821E620FEF78DFAB422DE +:1028F4004D4B5200DE210598FEF786FA584B3C21D9 +:102904001F000093AE23E2201A00FEF7AFFAA022C4 +:102914001B2352000097DF210598FEF7A7FA6F21C9 +:10292400E220FEF73FFB39000598FEF745FB4D4FCB +:102934006A463B00103343CB43C2BA68FB687968EC +:102944003868FEF719FB4848FFF78CF87421E72034 +:10295400FEF728FB23006A46103343CB43C2A26828 +:10296400E36861682068FEF707FB4048FFF77AF8E0 +:102974008421E220FEF716FB39493D48FEF71CFB93 +:102984003B006A46103343CB43C2BA68FB6879689C +:102994003868FEF7F1FA3748FFF764F88921E72031 +:1029A400FEF700FB23006A46103343CB43C2A26800 +:1029B400E36861682068FEF7DFFA2F48FFF752F8F2 +:1029C4005CE0C0460010024000540040FFFFDFFFFF +:1029D40055AA5500FFFFFF000004004800A20501AE +:1029E40000F30F00555000000000011100300140B9 +:1029F4000417000000E100E0000400400604004069 +:102A040000200040BFF9000000400140ED0200003A +:102A1400FFF9000000440140BF5D00000070004069 +:102A2400FFFFFEFF00280040FFFF0000012100001F +:102A3400FF007F00FFFEFFFF8080808000040140D4 +:102A44000000014000300040CCCC0000555500008F +:102A5400FF0F0000A073000820FD0000597F00084C +:102A640018C60000444B00082B800008737F000840 +:102A74001BF80000717F0008777F0008D149D24815 +:102A8400FEF79AFA9721E220FEF78CFA3B006A4699 +:102A9400103343CB43C2BA68FB6879683868FEF7E1 +:102AA4006BFACA48FEF7DEFF9C21EB20FEF77AFAA8 +:102AB40023006A46103343CB43C26168A268E368CB +:102AC4002068FEF759FAC248FEF7CCFF3B006A467D +:102AD400103343CB43C20FCFFEF74EFAB949BD487A +:102AE400FEF76AFAA821E220FEF75CFABA48FEF77C +:102AF400B9FF23006A46103343CB43C20FCCFEF721 +:102B04003BFAAD21E920FEF74DFAB448FEF7AAFFDF +:102B1400079B06201A6880231B041343079A24AFDB +:102B24001360FDF7A9FDAE4B059C1D93A54B0995BC +:102B34001B9380230026DB00E518ADB2002E00D0E5 +:102B4400FEE03E8029000222A64802350136FDF748 +:102B5400B7FCADB2152EF1D180230134FF34A4B2F9 +:102B64002A37DB009C42E4D18023179A5B0013854B +:102B74000020FEF7D9FF0120FDF77EFD0F20FEF7B0 +:102B8400C3FF0120FDF778FD01211C20FFF70EF89B +:102B94000120FDF771FD00211C20FFF707F801203B +:102BA400FDF76AFD20A8FEF7DFFF0420FDF764FDB2 +:102BB40022A8FFF779FC3C2228211C20FFF712F9F8 +:102BC400002315930B9318931293119300231393DB +:102BD4001493012305930023089310930F930E93EA +:102BE4000C931E001F0000230D9301230A937E4BB8 +:102BF4001B78002B0DD0129B1B0A9BB21D2B00D8F7 +:102C0400A8E00A221E3B5343199A53630022764BD1 +:102C14001A70764C2388002B35D00420DF21FEF770 +:102C2400C1F9734B69461A009C46103229CA29C15E +:102C340063469A6818685968DB68FEF79DF90020B6 +:102C44006049FEF7B9F922886A4B6B489A4218D951 +:102C540022886A4B6A489A4213D92288694B6A4887 +:102C64009A420ED92288694B69489A4209D9228826 +:102C7400684B69489A4204D923881C9A934202D02B +:102C84006648FEF7EFFE664C2378002B0CD02378C1 +:102C94000A2B09D11B9B5A220093CC212323E62023 +:102CA400FEF7E4F8002323705E4B1A78002A1CD048 +:102CB4005D4A1D995D4C0A601B78DBB2FB2B00D189 +:102CC400ACE149D8EA2B00D1B7E1F92B00D1AFE14F +:102CD400DF221B9B1100009300201B23FEF7C6F884 +:102CE4000023504A1370414A1380514A189913889B +:102CF4008B420FD00A9B002B0CD14E4B1B78002B20 +:102D040008D04A4B1978092904D0128892B2189233 +:102D140004221A70454B1A78002A00D167E7187804 +:102D24000238092800D962E700F0B8FDD80161FF34 +:102D34003C0217031D0361FF61FF29039A03B803D3 +:102D44007300E11889B202222648FDF7B9FB73002B +:102D5400F852F7E6002357E7FD2B00D17CE000D2C0 +:102D640049E1FE2BB4D10C9D354316D1FEF7C2FECA +:102D7400059B5843304B3F18BFB29F4200D92F00E8 +:102D8400079B2E4A1B681340079A13600222274BA5 +:102D94001A7000230C931E009AE70C9B002B51D051 +:102DA400FEF7A8FE059B58430B9B1B180B930B9A2D +:102DB400234B9A4201D900230B9306221B4B1A7012 +:102DC40086E7C04618C60000D28900007C7F000850 +:102DD4007E7F000804F80000827F0008847F0008DA +:102DE4000030004000540040200000202600002055 +:102DF40090540008DB050000897F0008B70B000031 +:102E04009C7F000893110000AF7F00086F1700003B +:102E1400C27F00084B1D0000D57F0008E87F000832 +:102E24002B00002029000020AAAA00002200002074 +:102E34002C0000202A00002007520000FFFFF7FFAB +:102E440010270000FEF756FE119B2E00181883B2BF +:102E540011930A2323703BE7002E00D1BCE0059BAD +:102E6400642B0BD11900380000F022FD0A2180B236 +:102E740000F0A4FDF0231B01C9180CE0FA23059A05 +:102E84009B009A4200D080E01100380000F010FD51 +:102E9400F0231B01C1184900022289B2B848FDF78A +:102EA4000FFB01F03FFD041C119801F03BFDB549F7 +:102EB40001F03EF8011C201C01F03AF80599041CAD +:102EC400380000F0F5FC83B21693AF4B9F4266D9ED +:102ED4006421169800F072FD88B201F0D9FC211C1F +:102EE40001F0FCF9A94901F023F800F091FE85B244 +:102EF400042229001EA8FEF7CBFDA5490020FEF7F9 +:102F04005BF8E620D221FEF74DF8A24B69461A0081 +:102F1400103251CA51C19A6818685968DB68FEF7C3 +:102F24002BF81EA8FEF79EFD089B059ADC01FA23E8 +:102F34009B009A423ED11100380000F0B9FC86B2E1 +:102F44003419640002238E48A1B22A00FDF732FA34 +:102F54001520089B5843861924AB7600F552089B2C +:102F640020AA5B0020A89D52FEF7FEFD20A8FFF7D3 +:102F74009BFA3220FDF780FB8023179A5B001385B0 +:102F84000222854B1A700026A2E60599380000F04B +:102F94008FFC0A2180B200F011FDF8236BE716982C +:102FA4000A2100F00BFD88B201F072FC211C01F033 +:102FB40095F99AE716980A2100F000FD8EB23419AB +:102FC4006400A1B202232A006D48FDF7F3F915212C +:102FD400089B59438E19BFE70C9B002B03D0022397 +:102FE4000C96237074E601236C4A11784B401370DD +:102FF40009232370C7E7089B0133DBB20893042B32 +:1030040007D00A23059A53439BB20593624B0B22C4 +:10301400D5E60123059300230893F7E704232370DF +:10302400002313931493002310930F930E934FE6EE +:1030340006232370053B0C934AE6534B9F4217D952 +:103044000A21380000F034FC83B21193002320934A +:103054002193059B642B12D11900380000F028FC41 +:103064000A2180B200F0AAFCF0231B01C91812E067 +:10307400FA200599800000F0A5FC7843E4E7FA23E0 +:10308400059A9B009A421FD11100380000F010FCF1 +:10309400F0231B01C118490089B202223848FDF708 +:1030A4000FFA089B20AA5B00985220A8FEF75CFD4B +:1030B40020A8FFF7F9F98023179A5B0093610A228D +:1030C400354B01261A7003E60599380000F0F0FB31 +:1030D4000A2180B200F072FCF823C6E70899380090 +:1030E400FEF7C0FE0A21380000F068FC89B224AD66 +:1030F40049004B5B20AC23800A21380000F0D8FB48 +:103104000A2180B200F05AFC89B2153149004B5BA8 +:1031140038006380642100F0CBFB0A2180B200F008 +:103124004DFC89B22A3149004B5BFA21A380890006 +:10313400380000F0BDFB80B23F304000435B002507 +:103144002000E380FEF710FD2000FFF763F9144B25 +:103154001D70124B1B78AB420DD02000FFF7A4F971 +:103164002800FEF7F1FC0A9A0B4B002A00D104E177 +:1031740004221A703BE522A8FFF796F9AA20F0E78B +:103184000054004000007A440F2700000000204152 +:1031940018C60000604F0008220000202A0000200A +:1031A4002B0000200F9B3C2B05D10E9B0133DBB27F +:1031B4000E9300230F930E9B3C2B05D1109B0133E0 +:1031C400DBB2109300230E93109B642B01D10023D8 +:1031D4001093149800F01CFD49211290E320FDF790 +:1031E400E1FEEC4B69461A00103231CA31C19A68CB +:1031F40018685968DB68FDF7BFFEE749E748FDF743 +:10320400DBFEFA211298890000F052FB032281B2FE +:103214001EA8FEF73DFC1EA8FEF724FCE048FEF7BE +:1032240021FCFA211298890000F0C8FB03221EA891 +:10323400FEF72EFC1EA8FEF715FCDA48FEF712FC7A +:103244005A21EE20FDF7AEFED349D748FDF7B4FE70 +:10325400139800F0DDFCFA218900050000F028FB3A +:10326400022281B21EA8FEF713FCD04C2000FEF708 +:10327400F9FB1EA8FEF7F6FBC948FEF7F3FBFA219B +:103284002800890000F09AFB03221EA8FEF700FC28 +:103294001EA8FEF7E7FBC648FEF7E4FB6F21F42007 +:1032A400FDF780FEBC490020FDF786FE022210993E +:1032B4001EA8FEF7EDFB2000FEF7D4FB1EA8FEF7C8 +:1032C400D1FBBC4C2000FEF7CDFB02220E991EA8B8 +:1032D400FEF7DEFB1EA8FEF7C5FB2000FEF7C2FBCF +:1032E40002220F991EA8FEF7D3FB1EA8FEF7BAFB15 +:1032F400FEF7DCFC1290FFF709F80A9B002B0AD0BA +:103304000522AD4B1A70079B1A6880231B031343D5 +:10331400079A13606BE4380001F0BAFAA749041C59 +:1033240000F006FE011C139800F08AFCA4491390D7 +:103334000D9800F0FDFD211C00F0D0FF9F4900F026 +:10334400F7FD011C149800F07BFC0F9B14900133D3 +:10335400DBB20F930A9A984BD4E70A9A964B002A49 +:103364000BD0062205E76B46988DFEF741FF0A9ABB +:10337400914B002A01D00922FBE60A9AF9E6914B07 +:103384001B78002B4AD0099B09995A6980239B0218 +:103394001A434A61069A1A99D26800200A4006998B +:1033A400CA60099A099912681A430A60099A9268CC +:1033B4001343099A9360079B1A6804231343079ADB +:1033C4001360FEF7C1FB20A8FFF76EF87D4B187859 +:1033D400C0B2FEF713FE0A9B002B1AD0079B1A6893 +:1033E40080231B031343079A1360079B1A688023E7 +:1033F4005B031343079A1360079B1A6880239B039C +:103404001343079A1360079B1A6840231343079AD0 +:1034140013600023684A1370FFF7E8FB099B6A49AD +:103424001A68AA200A401A60099B099A9B680B40F3 +:1034340093600422079B1B689343079A1360099BBC +:103444005A6980239B021343099A5361069B1A9A73 +:10345400DB681340069AD360FEF776FB22A8B3E735 +:10346400E620D221FDF79EFD584B69461A00103222 +:1034740031CA31C19A6818685968DB68FDF77CFD68 +:1034840045490020FDF798FD1EA804221199FEF776 +:10349400FFFA1EA8FEF7E6FAFFF7A9FB4C4B1B78D0 +:1034A400002B31D00220FDF7E7F80120FEF7E2FB04 +:1034B40001F038FA474900F011FF0D900220FDF7A2 +:1034C400DBF80020FEF7D6FB15908220BE214000D9 +:1034D400FDF768FD404B69461A00103231CA31C10C +:1034E400186859689A68DB68FDF746FD0622159945 +:1034F4001EA8FEF7CDFA1EA8FEF7B4FA0120FDF7C8 +:10350400BBF80023324A13700D9800F081FB80B29F +:10351400FEF720FD08993800FEF7A4FC380001F0FE +:10352400B7F90D99041C00F0D9FE00F071FBFA21E3 +:10353400890000F0BDF9FEF7A9FD28490D9800F0B7 +:10354400CDFE211C00F0F4FC00F062FBFEF7F0FD60 +:103554001C4B1B78002B04D1FEF7A8FB1290FEF73E +:10356400D5FE1598FEF786FE0B9B002B0FD00A2084 +:10357400584301F0D7F90D9900F040FB002801D120 +:10358400FFF735FB00220F4B1A700B4BF3E60A4B87 +:103594000B9AEEE59054000818C600001F030000C3 +:1035A40004800008FB7F0008EF030000F97F000897 +:1035B400FF7F00080280000822000020000061450F +:1035C40000007A442A000020FFFFFDFF604F00083E +:1035D4002100002036AB4E3F444B00080000204140 +:1035E4000823074A5169194208D0FD20054908708B +:1035F4000549FC38087051690B4353617047C04654 +:1036040000040140290000202A000020064B1A89EA +:10361400920707D5054A1178054A117080219A88C6 +:103624008A439A807047C0460030014070000020F1 +:103634000C300140284B70B59A69082114000C40E5 +:1036440003D0DA691143D96170BD04252A421FD021 +:10365400224A5E6A511DC87FF6B2C0B21654C87FB2 +:103664000130C0B2C877501CC67FC87F8642EBD1F8 +:103674001868A8431860CC775968890104D480215C +:103684005868C9010143596004230332D377DBE747 +:1036940002241100214015D0104A501DC17F511839 +:1036A400097CC9B29962C17F0131C9B2C1771119CC +:1036B400CD7FC17F8D42C7D119680332A143196000 +:1036C4000323E3E740200242BED01A6882431A6013 +:1036D400024B0533D977B7E7005400403C00002083 +:1036E400F7B53448038A0190DB072FD50025324C07 +:1036F400324E238A755700219B0700D40331238A55 +:103704005B0701D4012359406B1ADBB22C4AD8075A +:103714000DD5022031702B4E034037787FB2013F24 +:10372400DB195BB23370A94201D0FE231370218AE6 +:10373400254BC9070BD41988013189B21980137834 +:103744000122019B1B8A9343019A1382F7BD1988B6 +:103754000029F4D01C881D498C4203D8FD21117026 +:10376400FE39EBE71C881A498C4203D8FC211170FE +:10377400FD39E3E71C8817498C4203D8F9211170FD +:10378400FA39DBE71C8814498C4203D8FB211170F9 +:10379400FC39D3E71C8811498C4203D8FA211170F3 +:1037A400FB39CBE71C880E498C42C8D0EA21117042 +:1037B400EB39C3E70044014000040048280000201E +:1037C40029000020B200002026000020DB050000B4 +:1037D400B70B0000931100006F1700004B1D000091 +:1037E400FFFF00000121064A138A0B4207D0054857 +:1037F40003785B18DBB20370138A8B431382704720 +:10380400004001402B0000200122094B198A11427B +:103814000DD008490878002805D10B3008700649F6 +:103824000A7006490A7001211A8A8A431A8270476B +:103834000020004022000020210000202000002061 +:103844000F4AD368DB0519D50E490F480B680340AE +:103854000B600E490B8801339BB20B8080230C490B +:103864009B00888A43408B8280230A499B024869D3 +:1038740003434B61D36808490B40D3607047C0468B +:103884000028004000E100E0FFFFF7FF2C000020CB +:103894000004004800040140FFFEFFFF03B471462A +:1038A400490840004900095E49008E4403BC704742 +:1038B400002243088B4274D303098B425FD3030A6B +:1038C4008B4244D3030B8B4228D3030C8B420DD37E +:1038D400FF22090212BA030C8B4202D3121209020C +:1038E40065D0030B8B4219D300E0090AC30B8B424A +:1038F40001D3CB03C01A5241830B8B4201D38B03F8 +:10390400C01A5241430B8B4201D34B03C01A52419C +:10391400030B8B4201D30B03C01A5241C30A8B42DF +:1039240001D3CB02C01A5241830A8B4201D38B02CA +:10393400C01A5241430A8B4201D34B02C01A52416E +:10394400030A8B4201D30B02C01A5241CDD2C309E0 +:103954008B4201D3CB01C01A524183098B4201D35C +:103964008B01C01A524143098B4201D34B01C01A47 +:10397400524103098B4201D30B01C01A5241C308BF +:103984008B4201D3CB00C01A524183088B4201D32E +:103994008B00C01A524143088B4201D34B00C01A1A +:1039A4005241411A00D20146524110467047FFE786 +:1039B40001B5002000F0F0F802BDC0460029F7D0A0 +:1039C40076E7704703460B437FD4002243088B42BB +:1039D40074D303098B425FD3030A8B4244D3030B92 +:1039E4008B4228D3030C8B420DD3FF22090212BA57 +:1039F400030C8B4202D31212090265D0030B8B42D3 +:103A040019D300E0090AC30B8B4201D3CB03C01ABC +:103A14005241830B8B4201D38B03C01A5241430B97 +:103A24008B4201D34B03C01A5241030B8B4201D387 +:103A34000B03C01A5241C30A8B4201D3CB02C01AF2 +:103A44005241830A8B4201D38B02C01A5241430A6A +:103A54008B4201D34B02C01A5241030A8B4201D359 +:103A64000B02C01A5241CDD2C3098B4201D3CB0100 +:103A7400C01A524183098B4201D38B01C01A5241AF +:103A840043098B4201D34B01C01A524103098B42B3 +:103A940001D30B01C01A5241C3088B4201D3CB009E +:103AA400C01A524183088B4201D38B00C01A524181 +:103AB40043088B4201D34B00C01A5241411A00D231 +:103AC40001465241104670475DE0CA0F00D049429A +:103AD400031000D34042534000229C4603098B420A +:103AE4002DD3030A8B4212D3FC22890112BA030A92 +:103AF4008B420CD3890192118B4208D38901921114 +:103B04008B4204D389013AD0921100E08909C30998 +:103B14008B4201D3CB01C01A524183098B4201D39A +:103B24008B01C01A524143098B4201D34B01C01A85 +:103B3400524103098B4201D30B01C01A5241C308FD +:103B44008B4201D3CB00C01A524183088B4201D36C +:103B54008B00C01A5241D9D243088B4201D34B0087 +:103B6400C01A5241411A00D20146634652415B10C9 +:103B7400104601D34042002B00D5494270476346AA +:103B84005B1000D3404201B5002000F005F802BDEF +:103B94000029F8D016E770477047C0468446081CD1 +:103BA4006146FFE71FB500F04FFB002801D4002158 +:103BB400C8421FBD10B500F0D3FA4042013010BD19 +:103BC40010B500F041FB002801DB002010BD0120EE +:103BD40010BDC04610B500F037FB002801DD002001 +:103BE40010BD012010BDC04610B500F0E1FA002858 +:103BF40001DC002010BD012010BDC04610B500F04E +:103C0400D7FA002801DA002010BD012010BDC046FB +:103C14009E2110B5C905041CFFF7F0FF002803D14D +:103C2400201C00F015FE10BD9E21201CC90500F0CB +:103C34006BFC00F00DFE80231B069C466044F2E7FB +:103C4400F8B54C02640A4746A0464C00C90FCE465C +:103C540089464146430246005B0A360E240E80B56F +:103C6400C50F9C463200D800C900371B4D4560D0B3 +:103C7400002F48DD002C00D17CE0FF2E00D183E032 +:103C84008023DB04194301231B2F07DC0B002022B4 +:103C9400FB40D71BB9404A1E91410B43C31A5A013A +:103CA40000D4B2E09B019C09200000F07BFE0538A3 +:103CB4008440864200DDB1E0861B220020200136CC +:103CC400F240861BB44023005C1EA341002613432C +:103CD4005A0704D00F221A40042A00D004335A0190 +:103CE40000D495E00136F2B2FF2E00D193E09B019F +:103CF4005B0A5B02D205580AED07104328430CBC4B +:103D040090469946F8BD002F49D1FE24771C3C42C9 +:103D140000D087E0002E00D0DBE0002800D1CEE008 +:103D24000029E6D0431A5C0100D4EEE00B1A4D469C +:103D3400CEE7002F54DD002C3FD0FF2E24D080236B +:103D4400DB04194301231B2F07DC0B002022FB405B +:103D5400D71BB9404A1E91410B431B185A0154D535 +:103D64000136FF2E57D001226F491A405B080B40E1 +:103D74001343ADE700292CD0013F431A002F00D193 +:103D84008DE7FF2E00D07EE76346002B43D08023CF +:103D94006246DB0313435B025B0AFF22A9E7A21B13 +:103DA400002E61D1002811D0013A002A00D1B2E0DE +:103DB400FF2C5ED14D46C446E6E7002909D0013FF9 +:103DC4004318002FCAD0FF2EBCD1DDE74D46C446B0 +:103DD4002600FF2ED8D063465B025B0AF2B288E766 +:103DE400002F29D1FE24013634426DD1002A55D149 +:103DF400002800D193E0002900D17AE74318002677 +:103E04005A0102D5494A013613405A0700D061E7E6 +:103E1400DB089C46DDE7FF2200236AE7434B361AA2 +:103E2400234055E7441A63015DD4002C00D03BE7DE +:103E34000025002200235CE7A21B002E28D10028C5 +:103E4400C5D0013A002A6CD0FF2CB4D001231B2A20 +:103E540007DC03002026D340B21A9040421E904152 +:103E640003435B18260079E7FF2CA3D08023DB04EF +:103E7400184301231B2A07DC03002025D340AA1A78 +:103E84009040421E90410343CB1A4D46260006E75C +:103E9400FF2C90D08023DB041843D7E700288AD076 +:103EA400002900D170E780236246DB031A4200D167 +:103EB4006AE742461A4200D066E7C44664E700292E +:103EC40026D04D46434614E7FF2EA4D043185B0882 +:103ED4009BE700280AD1002900D06BE78023002546 +:103EE400DB03FF2205E70C1A4D46DDE6002900D16D +:103EF4004AE780236246DB031A4200D144E7424684 +:103F04001A4200D040E74D4655E7002B00D07CE72D +:103F140000250023EDE60B1A4D462600BFE6434676 +:103F2400E7E64318260019E7FFFFFF7DFFFFFFFBCD +:103F3400F0B54F464646D64644024500C0B5640A2D +:103F44000F1C2D0EC60F002D4FD0FF2D55D08023F2 +:103F5400E400DB041C43002399469A467F3D7B0220 +:103F640078005B0A9846000EFF0F002831D0FF2826 +:103F740010D08022DB00D2041A43904600217F38FF +:103F84002D1A4B4632000B4371489B00C3587A40AC +:103F9400D2B29F46FF3D002B54D102234946194318 +:103FA40032000B007A40033BD2B20C2B04D869498F +:103FB4009B00CB589F463A00002000246402C305AE +:103FC400600AD207184310431CBC90469946A24687 +:103FD400F0BD002B2BD101234946320019438B003D +:103FE4005D497A40CB58D2B29F46002C13D10423AA +:103FF4009946033B00259A46B1E7002C05D10823D6 +:104004009946063BFF259A46A9E70C239946093BA6 +:10401400FF259A46A3E7200000F0C4FC7625431F41 +:104024009C4000236D422D1A99469A4697E7180042 +:1040340000F0B8FC4246431F9A402D18904676354E +:1040440000219EE703219CE717003A00FF2000248B +:10405400B4E780240022E403FF20AFE73200534694 +:10406400022BF1D0032B6CD0012BA5D028007F307C +:10407400002846DD630704D00F232340042B00D01F +:104084000434230103D52800344B80301C40FE281F +:10409400DCDCA401640AC0B290E78023DB031C4289 +:1040A40027D042461A4224D144461C436402640A7F +:1040B4003A00FF2082E73A0044468A46CFE7414669 +:1040C40063014C01A34235D21B200021013D01278D +:1040D4001E0049005B00002E01DB9C4201D81B1B23 +:1040E400394301380028F3D11C00631E9C410C4362 +:1040F400BCE78023DB031C436402640A3200FF2014 +:104104005CE70123181A1B2800DD55E79E352300C0 +:10411400AC40C340611E8C411C43630704D00F2391 +:104124002340042B00D00434630107D4A401640A9F +:10413400002043E71B1B1A200121C8E701200024AB +:104144003CE78023DB031C436402640AFF2035E759 +:104154003480000874800008A8800008FFFFFFF77F +:1041640070B542004E024C0045026D0A120EC30F98 +:10417400760A240EC90FFF2A0FD0FF2C11D001207C +:10418400A24200D070BDB542FCD18B420DD0002AB2 +:10419400F8D12800451EA841F4E70120002DF1D1F3 +:1041A400EBE70120002EEDD1E9E70020EAE7C04665 +:1041B400F0B5420046024D024C00C30F760A120EBF +:1041C4006D0A240EC80FFF2A1FD0FF2C10D0002A1E +:1041D4001FD171427141002C01D1002D1ED0002944 +:1041E4000ED183421ED00221581E08400138F0BD72 +:1041F400002D26D1002AF4D1714271410029F0D05A +:104204000028F4D101204042F1E7002E19D1FF2CFF +:10421400EED0002CE5D1002DE3D1E4E70020002E00 +:10422400E5D0E0E7A24205DCEADBAE4202D8E7D300 +:104234000020DCE741424141484202210840013864 +:10424400D5E702204042D2E7F0B5420046024D02D3 +:104254004C00C30F760A120E6D0A240EC80FFF2AF3 +:104264000DD0FF2C0FD0002A23D171427141002CB4 +:104274000FD1002D0DD10020002E14D00DE0002E02 +:1042840010D1FF2C15D1002D0CD1002A03D171427D +:104294007141002908D1834210D00221581E0840E0 +:1042A400013800E00220F0BD0028FCD1012040428A +:1042B400F9E7002CEFD1002DEDD1EEE7A24205DCA9 +:1042C400F2DBAE4202D8EFD30020ECE74142414199 +:1042D4004842022108400138E5E7C046F0B54F46A0 +:1042E4004646D64644024500C0B58846640A2D0EAB +:1042F400C70F002D49D0FF2D4FD08023E400DB04ED +:104304001C43002399469A467F3D434642465E023B +:10431400D20F5B00760A1B0E904646D0FF2B12D0BC +:1043240080220020F600D2047F3B1643ED186A1C5D +:10433400434694464A467B400F2A00D974E07049AC +:1043440092008A589746FF35002E54D14A460223DC +:104354001A4391460220EAE7434634008246524615 +:10436400022A2AD0032A00D1C3E0012A00D082E025 +:10437400002200246402D205600ADB0710431843BC +:104384001CBC90469946A246F0BD002C27D10423BC +:104394009946033B00259A46B7E7002C19D1082318 +:1043A4009946063BFF259A46AFE7002E08D14A46B8 +:1043B40001231A4391460120B9E7FF220024D9E7DB +:1043C400300000F0EFFA431F2D1A9E40763D002086 +:1043D400ADE70C239946093BFF259A4695E7200053 +:1043E40000F0E0FA7625431F9C4000236D422D1A0D +:1043F40099469A4689E74A4603231A43914603207D +:1044040095E73B00ABE780240023E403FF22B1E7F8 +:104414008023DB031C4245D01E4243D133435C025C +:10442400640A4346FF22A5E7200C2404210C0F0054 +:10443400320C3604360C77435143464350438919B2 +:104444003A0C5218964203D98021490288464044C6 +:104454003F0411043F0CC9198C01661EB441890E36 +:104464002143140C2418A4010C4322013CD501223D +:10447400610814400C4360467F3000281ADD62074F +:1044840004D00F222240042A00D00434220103D590 +:1044940060461C4A80301440FE288EDCA401640A65 +:1044A400C2B267E78020C00304436402640A3B008D +:1044B400FF225FE70122101A1B2800DD58E762463D +:1044C4009E3221009440C140621E94410C43620715 +:1044D40004D00F222240042A00D00434620105D4FF +:1044E400A401640A002245E7AC46C4E70122002483 +:1044F40040E78022D20314436402640AFF2239E7AE +:10450400E0800008FFFFFFF7F8B543025B0ADA001A +:10451400DE4693464A02520A454690464E46574660 +:104524004446E0B54A0047003F0EE400120EA1469F +:104534009C463E00C50FC90FBC1AFF2A00D177E084 +:1045440001208246504641408D4200D180E0002C3B +:1045540051DD002A00D073E04B46002B00D1DDE092 +:10456400013C002C0FD0FF2F00D1A5E001231B2C10 +:1045740009DC20224946121B91404B460A00E340C5 +:10458400511E8A4113435A46D31A5A0100D4C0E03B +:104594009B019C09200000F005FA230005388340A4 +:1045A400864200DDC4E0861B1A0020200136F2405A +:1045B400861BB3405C1EA341002613435A0704D054 +:1045C4000F221A40042A00D004335A0100D4A3E075 +:1045D4000136F7B2FF2E00D1A7E09B015B0A580217 +:1045E400FF05400AED07384328433CBC90469946F2 +:1045F400A246AB46F8BD002C4FD1FE247A1C1442CF +:1046040000D099E05A46002F00D000E1002A00D1E2 +:10461400F1E04A46002AE2D04B465A46D31A5A01E0 +:1046240000D402E14B465A460D009B1A0026C5E70A +:104634004846002800D183E78D4251D0002CDADDB2 +:10464400FF2F39D080234A46DB041A4391468DE775 +:10465400002C45DD002A3AD0FF2F2DD080234A4676 +:10466400DB041A43914601231B2C09DC2022494612 +:10467400121B91404B460A00E340511E8A411343EA +:104684005B445A0145D50136FF2E4ED001226E49B6 +:104694001A405B080B40134390E7D41B0D00002F16 +:1046A4006FD15B46002B00D18FE0013C002C00D180 +:1046B400C2E0FF2A6CD1C4466346002B35D0802368 +:1046C4006246DB0313435B025B0AFF2787E74B4623 +:1046D400002B23D0013C002C74D0FF2FC3D1EBE777 +:1046E400002C35D1FE227E1C324200D089E05A468D +:1046F400002F6DD1002A00D1A3E04A46002A00D140 +:104704006DE75B464B4400265A0102D54F4A0136F9 +:1047140013405A0700D053E7DB089C46FF2ECBD04A +:1047240063465B025B0AF7B259E7FF27002356E7AB +:10473400464A361A134041E74B465A46D41A630197 +:104744006FD4002C00D025E700250027002346E77E +:10475400D11B002F2CD0FF2AADD080235846DB0478 +:104764001843834601231B2908DC5B462024584652 +:10477400CB40611A8840411E884103434B441600D4 +:104784007FE7FF2A97D080235946DB0419438B46E1 +:1047940001231B2C08DC20215B465846E3400C1BFC +:1047A400A040411E8841034349461600CB1AECE65B +:1047B4005B46002B09D001390029DFD0FF2AD1D173 +:1047C400C44679E75B464B445BE7C4461600A5E75D +:1047D400002A00D16FE74A46002A00D16CE7802204 +:1047E400D203134200D167E74346134200D063E784 +:1047F4000D00C44660E74B46002B1AD00D0043461B +:10480400EDE6FF2E91D05B464B445B0881E7002A1E +:10481400E1D14B46002BEBD180230025DB03FF279E +:10482400DDE64B460D009C1AB4E60026002B00D0B2 +:104834006FE700250023D2E64B46594616005B1A63 +:10484400A3E64346CBE6C046FFFFFF7DFFFFFFFB29 +:1048540041024200C30F490A120E00207E2A03D9E6 +:104864009D2A02D9094A9818704780200004014300 +:10487400952A07DC9620821AD1404842002BF3D1B6 +:104884000800F1E7963A9140F7E7C046FFFFFF7F43 +:1048940070B5002812D0C317C5185D40C40F280096 +:1048A40000F080F89E22121A962A11DCD2B208284F +:1048B40033DD083885406802400A02E00024002203 +:1048C40000204002D205400AE4071043204370BD93 +:1048D400992A0BDD052329001B1AD94003001B3339 +:1048E4009D402B005D1EAB4119430D00052801DDE1 +:1048F400431F9D402B000A490B406E0709D00F2629 +:104904003540042D05D004335D0102D59F220B40B0 +:10491400121A9B01580AD2B2D3E76802400AD0E7C0 +:10492400FFFFFFFB70B5041E0DD000F03BF89E2284 +:10493400121A962A0EDCD2B208282EDD08388440DA +:104944006002400A01E0002200204002D205400A31 +:10495400104370BD992A09DD030021001B339940DF +:104964004B1E994105231B1ADC400C43052801DD2D +:10497400431F9C4023000A490B40650709D00F25BB +:104984002C40042C05D004335C0102D59F220B403B +:10499400121A9B01580AD2B2D7E76002400AD4E740 +:1049A400FFFFFFFB1C2101231B04984201D3000CD1 +:1049B40010391B0A984201D3000A08391B0998428E +:1049C40001D30009043902A2105C40187047C046A4 +:1049D40004030202010101010000000000000000C4 +:1049E400F0B5C64600B50F2A43D90B00032603438E +:1049F4001E400C000300002E40D11500103D2D096F +:104A0400AC462D01A846804400E03B006768256859 +:104A14005F60E7681D60DF601F00A56810379D6058 +:104A240010344345F1D165460F230C2401352D0183 +:104A3400491913404519144223D08C59AC510436FA +:104A44009C1B032CF9D80324043B9B0801339B00D3 +:104A54002240ED18C918561E002A07D0002300E092 +:104A64002300CA5C5C1CEA549E42F9D104BC904603 +:104A7400F0BD0500561E002AF0D1F7E7561E0500CA +:104A8400ECE71A00F6E7C046F0B5050083074AD004 +:104A9400541E002A44D0CEB20300032202E00135A2 +:104AA400013C3DD301332E701342F8D1032C2FD98E +:104AB400FF220A40150215432A0415430F2C35D949 +:104AC4002700103F3F093E01B4461E001A0010366D +:104AD4006644156055609560D5601032B242F8D1D5 +:104AE4000F260C2201373F012640DB1937002242F2 +:104AF40017D03E1FB608B400A4461A001C1D644417 +:104B040020C2A242FCD103240136B6009B193C40CA +:104B1400002C05D0C9B21C19197001339C42FBD179 +:104B2400F0BD3400F4E714000300BFE72700E0E71A +:104B3400FF00000000FF000000000000000000FF74 +:104B4400E84E000800000000604B00080100207ED1 +:104B540000000A04040305040E0A0000000008050E +:104B640044099C41800684CB541140101219091F3A +:104B7400F048FF94800D87F020F2B8A0E0B8255BE0 +:104B8400E1001744186109111240C8013816824423 +:104B94002684381144123884C341C1B08A43338F08 +:104BA400600284C75007A7AA309AE3421007A7AA55 +:104BB400908EC9C2400884CA4791400CE431263F14 +:104BC40093000467C8CA08206AF0042408C0094096 +:104BD400081A2948800D4410799642C8F0074810F5 +:104BE40026FA400F40103C464202060C183040FEA4 +:104BF4000D441079923043818142CCF00F40110171 +:104C040082868488989FE0100D44107D8207C8E056 +:104C1400142CCF000D4410799C40B99C42CCF00D6B +:104C24004410FC186083208860800D4410799A3603 +:104C34006711C428CF000D44107194428CE81068A9 +:104C44008E00050408F0600547C8F065000CE430E8 +:104C54000431840603010C8470FE007E0CE4308071 +:104C6400C060218C200D4410799A1020820C100011 +:104C74006019A7BC0F8183180C9D2999484AC25614 +:104C8400229324EE100460C0FC1340120840A06C70 +:104C9400110463F88220D810114412FC432090CFF1 +:104CA400E41441A09F801144143E31B06A01826330 +:104CB4001F00114414FC41640A09F8114412FE98BF +:104CC40007F5403FC00F4412FF301FAE00134416D7 +:104CD4003E184C1C4010F4058130C7C011441550D7 +:104CE4002FFB81054409BCE00D400FA0B1267811CB +:104CF4004412834323130B07C331088641800D44B8 +:104D040011B0440FC0154418C0DC3C50EB2E24B441 +:104D1400E71198114415182A189188942C4180138E +:104D240044163E18CC1D405833187C114412FE41E1 +:104D3400441A09F950001347F63E18CC1D4058B3E5 +:104D4400387F134414FE20D102419FC4210C4190AA +:104D5400301144127C6320980780700D06C23E0017 +:104D6400114012FFD08808114415B02C3210F013F2 +:104D74004012C090641184220C8160501C03001BFB +:104D8400401AC3091C708A23248516828A0A1810C3 +:104D9400401340124188C320700C070160886130C1 +:104DA40060134012C1984230D81C58401140127F01 +:104DB4000181808080C0C0C0407F8007A7A8FB2AF3 +:104DC400380940091129441007A3A8FA68B80AA4AD +:104DD400AE21C524881023B0FF04450A880D0410B1 +:104DE400791811EC6237A00D4411102E6750B35C92 +:104DF4000D040E799D40CCF00D4411009D88E21401 +:104E04006CCE800D0410799A17F10313C009400881 +:104E1400323F500F63B03A6647184848C740488F3E +:104E2400000D4411102E6790800344069B4007BF79 +:104E3400A621A64B800D440F102248A1C2C488911C +:104E440080034407B980150418BB999A31B8840DBE +:104E54000410B99E420F00103C664318484CC780AA +:104E64000D67B0B99D42CD74C00D67B0759A388591 +:104E74001B33B20809040AF664000B040E722838C6 +:104E84003828BC09402908FC41800D041170C4670E +:104E9400400F000EC7088DA0A0E0401500148C59E7 +:104EA4009C26452A4CC00F000E446C281038286CF0 +:104EB400C60F63AEC7088CA0A0E40818300F000E1C +:104EC4007C040810306040FE09A3AA3A2330D4437E +:104ED40003A7A9BC8009A3AACB20D9300E4470E251 +:104EE4009C000000000030240D064260DC451245A1 +:104EF40011645F1986A1B8721E48121C94280AC254 +:104F0400E0C3338DA398EB3C4FA401094552D4F17F +:104F14004A5595F5A5716018763193689A96DDC364 +:104F240073DDA799F58120B84E238D6459425F99AA +:104F340066C9CA799F681A2E94A72A7AC6B7B16C33 +:104F4400DB4AD9B96EABCEF9C130DC631EC9F2ECD1 +:104F5400D73FD2B55D876CDD379E03850A540008C0 +:104F6400000000007C4F00080100207E00000B05BB +:104F740005030505120C00000000014002610167F1 +:104F8400D410042141AA400960024329113FF2448C +:104F94007FCC8844000879F24207C6B24920D03C4D +:104FA40007825126D61E40800D6103CE086C611124 +:104FB400044C11206D38E5B8048822218D841C0925 +:104FC4006102C78130C4330781C0D862D0F6198F1B +:104FD4001E40012140EA0479E982231370861040BF +:104FE4000479E990430A4C32623110052939C45CD2 +:104FF400C39208391AA461FF23000221E965400421 +:1050040009219E010A01500560014391490C843035 +:1050140080086102478466120AA0D04C2230F00452 +:1050240062024233B744200861024F8C64100C04BE +:1050340006060606060603FC086102478C64140390 +:105044000700D00682631F0009600260180E078102 +:10505400609866118FFC83000861024FD080C07E87 +:1050640031A40D04C63E0008610247866612017829 +:10507400C661441B088C3C0861025FE0602030106C +:10508400180841849000086102478468C2230F18FD +:10509400D306C61E00086102478C6614C1B1CF60F6 +:1050A400241318F0014A015D200261E94E92A00820 +:1050B4004912802070F1C180700F01C02008291AA4 +:1050C4009FF200FF084912900E03C038060E3C38C8 +:1050D4001000086102478466120C04060640C040B2 +:1050E40000180F81E440FC030306018C76C88C5938 +:1050F4000C66618A611223231DC100088018606058 +:105104001FC00B6002C1C202806C0440460C60FEEA +:10511400183181101B0180096102DFC60A306C134B +:10512400FCC1CE05837F800B610303E043081AF0C2 +:1051340003019031C607C00A61031FE3068C0EB059 +:1051440018C0D833FC096102DFFAC03FF7807FC082 +:105154000961029FFAC03FD9800B610343F0618C5F +:105164000D80A30030FC6013011870FC0A61032F4A +:10517400037FF98180016201777007600274080B74 +:10518400090998F00A6102D83B0E630CC1B03E07CE +:1051940060C6230C60CC0C0861027702B01FE00CDF +:1051A40061039C06E07783B43DA16D8B64DB24D955 +:1051B400A6C738C6300A6103181C706D0E3238C495 +:1051C400D85C60EC0C0B610343E061880D80E30064 +:1051D400A00B00B019018C307C000A6102DFE306E9 +:1051E400604C0D813067F978000B69FB43E0E1887E +:1051F4000980D806200B00B0190D8C707F80080B35 +:1052040061031FF2B033023FC30830430630330159 +:1052140080096102C7C30D83600C01F01F00D01622 +:1052240004C31F000A60029FFE861418000A61036B +:1052340037038C0C819860F80B6002D80C80CC0882 +:10524400C184106302303203601401C00C0010608A +:105254000418306418221E143123089904CC8342A4 +:10526400C1A14070E20606000B6002CC0C618630DE +:105274003601E00C01C0360330630C1980C00B60AA +:1052840002D80CC18610630362038582000A60029F +:105294008FFC00C0300C4060180604300FFC03790A +:1052A400E95F7667056001506210649244180478DF +:1052B400E95FA786F006392A20C2C49944200A0867 +:1052C400EA5FF803115198C0084902478C641079C9 +:1052D400E48243318F600861026701F8E66130D0EF +:1052E4006C361319F80749024798D866030B18F06F +:1052F4000761026409EB1DC1631D08490247846606 +:10530400120DFE8061B187800560014710C7F586E4 +:10531400000761EA4F58EE0B19E80B19F007610218 +:105324006703F31EE10261011C1BC6047FE9070148 +:10533400A726270007610267031B3364786C666243 +:105344006302610137BC0C490397BCC73DC6100713 +:1053540049025798F708084902478C6B83630F008A +:105364000861EA578E66130D06C361319F93800767 +:1053740061EA4F58EE0B18EC8105490197DC3007C0 +:1053840049024F18901C0FA01A19E00560014486C9 +:105394003DAC1C074902770B19E80848025824332E +:1053A40010884C3481C0C00C480318C2C632391B63 +:1053B400C8D2C29414E0E702180848024C6661A0FF +:1053C40070301C1B1898600860EA58243310886CED +:1053D400340A07206020700848024FE02030303043 +:1053E4003010181FE00578E983A341188251830126 +:1053F40082E137B8800578E99CA20C10210D447035 +:1054040008112A9E28F00000100500F03A0C02381A +:105414005A0BC1A03987A10421C4588F13229C5769 +:105424008C01A0380778FF21C4749613126E514A78 +:10543400615A2D4628CF9AF37E734EC1E13E87F51B +:105444000120C43E89D1EA4D4C49C543A99558ADC4 +:105454005602D65E0C198AB26658CD99EB46696D30 +:1054640041AF36D6F0E09C839974AEB5D9BBC792F0 +:10547400F39EBBDE7D0FDE00C0782706E1142F8883 +:10548400313E2FC6D8EF1F64400000007359000856 +:1054940000000000AC5400080100207E00000B0551 +:1054A40005030505130D000000000140026A01B761 +:1054B4009C46052941AF600B6802A03306647FF067 +:1054C400CC1DC1988FFE3310CC000981F28101F00C +:1054D400FE64D90740F80F81F04D9375CFE1F202D5 +:1054E400000E69040F0C4666119B033E03DBC03CAF +:1054F400E01B380CCC30F00B690303C07E20CC0DCC +:1055040080701F01B331B30E38E1FF0F1802284039 +:10551400EF0589E181084866E2182040800588E1AA +:10552400902048368E0C210800052941C47C48503F +:105534000A510AE8308FFE83000222F16328051025 +:1055440021A3E00212016306680160391A4C962314 +:10555400000869028787E73EE1B9CFC3C0056A0244 +:10556400831CF6D3D1860869028787E73B0E00C007 +:10557400C0C0C1C0C11FE00869028707C634030761 +:1055840003D0071867E1E009680280C80E07906C31 +:105594003318C8FFC830086902A1F8C0C06E3F982C +:1055A40070071867E1E00869028787E31C60371F0A +:1055B400CE38C3319F8780086902A3FC040680C9E2 +:1055C400181C49800869028787E9C387EAC33F0F2B +:1055D400000869028787E9C3639FC77006C63F0F47 +:1055E4000002520163C2300262F163C2328009498F +:1055F40012C0101C3E3C1803C03E01C010093122E9 +:10560400E3FF0008FF80094912D00700F807803043 +:1056140078F87010000869028787E73B0C060606D5 +:105624000620C00106001189E4807E007FE0381C5A +:1056340018EF8C7F73338D9C636618D98436631995 +:105644009CCE63FF0CEF03801C780E0FFF00FF005D +:105654000B6802E03848D883183F87FD0C1A3018CD +:105664000A69031FE3FE9C0E3FE9C0D83BFE7F801E +:105674000B690343E07F8E1CC0EF001819C30FF0C1 +:105684003C000B69035FE1FF183981EF01B0330778 +:105694003FE3FC000A690323FF9C023FEAC023FFA7 +:1056A400096902E3FF3808FF66000C690381F03FD3 +:1056B400E383180E300230FD8066033838FF81F032 +:1056C4000B69036F01C7FFCC0602690137CC076978 +:1056D40002741C038C6FC7800B690318398718E1A7 +:1056E4009C1B81F01F81DC18E186187183981C08CB +:1056F4006902B702B023FC0D6903DC079F07CEC61D +:10570400D9139CD9C638C00B6903580DC0E3C1B680 +:105714001B31B39B19B0DC60F60760300C69038160 +:10572400F03FC387181AF00CC0C70E1FE03C000AF4 +:1057340069031FE3FE60F181B077FCFF2F000C6961 +:105744000383F03FC387181EF00CC6C71C1FE07DFF +:10575400C00C69035FF0FFC607301981CFFC7FC31B +:105764000C1870C1C606303980E00A690303E1FEF3 +:1057740070EC0D801E01F807801B0370E7F87E00B3 +:105784000A690323FFD0C283000B69037701CE03A8 +:105794007063FE0F800B6802E301CB06931923624A +:1057A40003801168046307074C6C63111A8D8D9094 +:1057B40038380B6802CE3863206C487081B03B8364 +:1057C4001860CE0E0C68031C0E6061860E703310D8 +:1057D4001E180C000A6802E1FF00C0300E01806050 +:1057E400180700C03011FF800489E163F73323C038 +:1057F4000668016309624C91A0300488E163F4F007 +:10580400E3C0073831C2070521B113180A10E2A317 +:10581400FF03115998C008510287C7F6183CFEF3DC +:1058240061B1DFE7B0086902A701B8FE73D61B9D1A +:10583400FCDC075102478FDCEB0399F8F00869029E +:10584400A40C767F73D61B9CFE3B0851028787E726 +:10585400330E3FD80E33F0F0066801479F311F6BBB +:1058640006000871E28767F73D61B9CFE3B01B1DFD +:10587400FC7C086902A701BCFF71EE1802690123D0 +:105884001BCE048FE120C1A766F7000869026701F7 +:105894008ECE6E3C1F0D88CC6331C002690137CCBB +:1058A4000C51039B9CFDF739EE31800851029BCFCC +:1058B400F71EE1800851028787E73D61B9CFC3C075 +:1058C4000871E29B8FE73D61B9DFCDCAC00871E280 +:1058D4008767F73D61B9CFE3BA030551019B7DCDDD +:1058E400C00751024F9FD8DC0F0381D8DFCF80045B +:1058F400680165A3F1A1C0085102B70D8EFF3D8078 +:1059040009500263072C683640E0100D50035843D9 +:105914008C71994D0DB614520E3818C008500218E7 +:1059240070CC3C8181E43330C00970E263070C61C0 +:10593400986C81E4860303C0E008500223FC0E0E39 +:105944000E0E0E0E08FF0688E1838FA30E47072C68 +:10595400C1E1C0028AE1B7DE700688E19C3CA3077E +:1059640040E3ACC78E000A2022CE03F147E03800A2 +:1059740000100500F0440E4278650D21D440888162 +:10598400222584D89F1522D45F0CF1BE3B87F10FEA +:105994002384A49C93F28C554AF16D2FC6A0DC1C81 +:1059A40083B47B0FC2024308851323048E93D2FA77 +:1059B4007450EA5954AC25B0B8576AFA614C7196E0 +:1059C400340690D49AD3646D2DB9BEB8A72AE89D45 +:1059D40083BA794F51ED3E37E6FE201C0C831096B6 +:1059E4001943988F13E2C4638E920648C9E9572C71 +:1059F40065F000000473000800000000145A000859 +:105A04000100207F00000D0606040606372B000067 +:105A14000000001C0348801DBFD7E7F5EC7A0EA0F8 +:105A24002FF0069A4BA5BF1FA7879C1E70300D4808 +:105A3400203800780F000E01E003C03C0078071006 +:105A440001E03C0038078801E01C003C07857FFF2B +:105A5400FFE03C078200E01E003C038100F01E00D2 +:105A64001C03C007807815FFFFFF87807800F00EC5 +:105A74000103C07800700F0083C03800780F004124 +:105A8400C03C000BD45E39000700001FE000FFF8A3 +:105A940001FFFC03FFFE07E73F0FC71F0F870F8FB0 +:105AA400070F8F07078F070721E0E001F0E001F8F7 +:105AB400E000FEE0007FE0003FFE000FFF8003FFF8 +:105AC400C000FFE000E7F000E1F800E0F800E07853 +:105AD400C0E07BC0E07C7C1C0F7C1C1F3E1C1F3F75 +:105AE4001C3E1F9C7E0FFFFC07FFF803FFF0007FA6 +:105AF40080A00380001348605807C0001C003FE0EA +:105B0400007800FFE000E003E3E003C00783C00780 +:105B1400001E03C01E003C07803800780F00F00010 +:105B2400F01E01C001E03C078004780F03C000F0C0 +:105B34001E0F0001E03C1C0001E0F0780003E3E0EC +:105B4400E00003FF83C00003FE0701F001F01E0F15 +:105B5400F80000383FF80000F0F8F80003C1E0F066 +:105B640000078380F0001E0F01E000381E03C00010 +:105B7400F03C038001C07807000780F01E000E018E +:105B8400E03C003C03C07800700380F001E0078330 +:105B9400C007800F8F800F000FFE003C000FF8003D +:105BA400700007C00F484042003F800001FFC00062 +:105BB40007FFC0001FFFC0007E0F8000F80F804861 +:105BC4003C03E0007C07C000F81F0000F87C0001E3 +:105BD400F9F80001FFE00001FF000001FC00000FE4 +:105BE400F800007FF00001FBF00007E3F0701F03F2 +:105BF400F0F87C03F1E0F803E7C3E007EF87C007A0 +:105C0400FE0F8007FC1F0007F03E0007E07E001F28 +:105C1400C07C007FC0FC01FFC0FE0FFFC0FFFFCFB0 +:105C2400E0FFFE0FC0FFF80F003F800C029A4B9577 +:105C3400BF7E1F2E065C7B2200F0070070078038B1 +:105C440003C407840F00F820F00F812F01BF017FE8 +:105C5400010F010F81078123C101E007801C00F0BF +:105C640003800E0078065C7B22F003801E0078011E +:105C7400C00F003801E00708078903C01F480F68F8 +:105C84000FC80FC80F00FA00F00F900F101E00E0AD +:105C94000F007007803803803C00081E4AA720705C +:105CA4000C38679CF3FFFCFFFC1FF803E003F801CA +:105CB400DE01E781E3C0E0E010200BB0633BA00706 +:105CC400802400F0057FFFFFD003C012007800029B +:105CD400989C9D7F918E73C400068845A35FFF0244 +:105CE4008AA01D7F0748001C003E000E8007800E1E +:105CF40040079001C400F001C200F08038201E006B +:105D040038101E04070103C0070083C020E0087890 +:105D140000E00478000BC8403800FE0003FF800751 +:105D2400FFE00FFFF01F81F03F00F83E00783C00D9 +:105D34007C7C003D0F0007DF0007F7E0007DFC00DE +:105D44000F978003E7C003C3C007C3E007C3F00F86 +:105D540081F81F00FFFF007FFE003FF8000FE00006 +:105D64000748A038001C007801F007E01FC07F81BD +:105D7400FF0FFE7FFDFCFBF1F783EC07F401FD0050 +:105D84007F401F8007C00C482038007F8000FFF050 +:105D940001FFFE01FFFF81F80FE0F801F41F000F7F +:105DA4008F0007E1F0003E400007C00007C0000775 +:105DB400E00007E00003E00003E00007E00007E084 +:105DC4000007E00007E00007E00007E00007E0004C +:105DD4000FE00007C00007C00007C00007E0000391 +:105DE400E000097FFFFF7FFFFF800C48403800FE82 +:105DF4000003FFC003FFF803FFFE03F03F01F007B9 +:105E0400C1F001E0F800F878007C1C003E00001F9F +:105E140000000F00000F80000FC0001FC000FFC073 +:105E2400007F80003FF0001FFE00003F800007C895 +:105E340000003E00000F400000F9E0007A3E000F31 +:105E44008F800FC7E00FC1F80FC07FFFC01FFFC0D6 +:105E540007FFC0007F00000C4820380000F000005D +:105E6400F80000FC20001FC0001FE10003FE000337 +:105E7400DF080079F00078F800787C007C3E003C74 +:105E84001F003C0F803E07C01E03E01E01F01E00F1 +:105E9400F81F007C0F003E0F001F0AFFFFFFD00019 +:105EA4001F080001F00C48403941FFFF903E0001FB +:105EB40043C00003E00001E00000F1FC007BFF8030 +:105EC4003FFFF03FFFFC1FC07F0F800F878003E080 +:105ED4000001F000007AC00007DF0003CF8003E375 +:105EE400E001F1F001F0FC01F83F01F80FFFF803C5 +:105EF400FFF800FFF8000FE0000C484038007F0076 +:105F040000FFF001FFFC01FFFF01F81F80F803E030 +:105F1400F800F078007C7C003E87800007C0000316 +:105F2400E0FC01E3FF80F3FFF07BFFFC3FE07E1F1A +:105F3400C00F8FC007E7E001F4FC000F47C000FB6F +:105F4400E00078F0003D0F8007C3E007C1F803E0EC +:105F54007E07E01FFFE007FFE001FFE0001FC00035 +:105F64000C4840393FFFFFEFFFFFE00001F0000164 +:105F7400F00001F100003E00003E080007C0800070 +:105F8400F808001F008003E008007C00003C00408B +:105F940007C00003C002007C002007800240F80014 +:105FA400200F000241F000000C48403800FE0001C0 +:105FB400FFE003FFF801FFFE01F81F81F007C0F8BE +:105FC40001F07800F90F800783C003C1E003E0F813 +:105FD40001F03E01F01F83F007FFF000FFE000FF37 +:105FE400FC01FFFF01F80FC1F801F0F8007CF80094 +:105FF4003E7C000F4FC000FBE00079F0007C7C0089 +:106004003E3F003E0FC07F03FFFF00FFFF003FFE47 +:106014000003FC000C48403800FE0003FFC003FFEF +:10602400F803FFFE03F81F81F007C1F001F0F80048 +:1060340078F8003EBF8001E7C001F9E000FCF800F9 +:10604400FE7E00FF1F80FF87FFF7C1FFF3E07FF1B3 +:10605400E00FE0F400000F400001F1E000F0F00078 +:10606400F87C00F81E007C0FC0FC03FFFC00FFFC62 +:10607400003FFC0007F00002B4A01D7FD068201789 +:10608400F002C29C9D7FD0682017F918E73C400BB2 +:10609400B0633A00000200000E00007E0001FE0022 +:1060A40007FC003FF000FFC003FE001FF8007FE084 +:1060B40000FF00011F80001FE0000FFC0003FF0031 +:1060C400007FC0001FF80007FE0000FF80003FC0F3 +:1060D400000FC00001C00000400B9E653B5FFFFF46 +:1060E400F40000057FFFFF0BB0633A800000E0007E +:1060F40000FC0000FF00007FC0001FF80003FE004A +:1061040000FFC0003FF00007FC0001FF00000FC0CB +:10611400003FC000FF8007FE001FF8007FC003FFA0 +:10612400000FF8001FE0001F80001C00001000009A +:10613400000BC8403800FF0003FFC00FFFF01FFF33 +:10614400F83F81FC3E007D0F8007CF0003DF000392 +:10615400CF0003C00003C00007C0000F80001F80F1 +:10616400003F00007E0000FC0001F80003F0000383 +:10617400E00007C02400F00001F00000F00500007A +:1061840000B007C000175C7B6600003FF800000009 +:1061940003FFFF0000003FFFFF800000FFFFFFC080 +:1061A4000007F8003FC0001FC0001FC0007E0000B1 +:1061B4000FC001F0000007C007C0000007C01F00A7 +:1061C400000007803C007C000780F003FE1E0F01E6 +:1061D400E01FFF3C0F07807FFEF81E0E01F81FE052 +:1061E4001C3C07E01FC038780F801F8078E03E0019 +:1061F4003F00F3C078007E01E781F0007803CF030D +:10620400C000F0079C0F8001E00F381F0007C01C7E +:106214008E07C001E00F1C0F8003C03C381F000F25 +:106224008078783E001F01E0F07C007C07C1E078B4 +:1062340001F81F03C0F807F07C03C0F81FF3F00750 +:1062440081FFFFFFC00F81FFE7FF000F01FF0FFC7D +:10625400001F00FC0FC03E1F00000000F81F0000DC +:106264000003E01F0000000F803F8000007E001F3D +:10627400C00001F8001FF0001FE0001FFFFFFF80B7 +:10628400000FFFFFFC000003FFFFC00000007FF8C9 +:10629400000010C800430000FC0000003F80000024 +:1062A4001FE0000007FC000001EF000000F3C00045 +:1062B400003CF800001F1E000007C7C00001E1F009 +:1062C4000000F83C00003C0F80001F01E00007C004 +:1062D4007C0001E01F0000F803C0003E00F8000F3E +:1062E400003E0007C007C001E001F0241FFFFFC00B +:1062F4000FFFFFF803E0003E00F0000FC40F800022 +:106304003E20F80000F83E00003F43E00000F9F8AA +:1063140000003F7C000007C00DC88042FFFFC00F93 +:10632400FFFF00FFFFFC0FFFFFE0F000FF0F000383 +:10633400F0F0001F97E0001F1E0001E1E0003E1E88 +:10634400000FC1FFFFF81FFFFE01FFFFF81FFFFF53 +:10635400C1E001FF1E0003F1E0001FA3C0001F4FB6 +:1063640080001F780003F780003E780007E7800074 +:10637400FC78003FC7FFFFF87FFFFF07FFFFE07FC8 +:10638400FFE000104840480007FC00001FFFC00069 +:106394003FFFF0003FFFFE007F807F807F000FC043 +:1063A4003F0003F03F0000FC3F00003E1F00001FC1 +:1063B4000F80000629F0000000F00000013F0000FB +:1063C4000007800000097C0000003E00000C1F0054 +:1063D4000007C7C00003E3E00003E0F80001F07E1B +:1063E4000001F01F8001F80FE001F803FC07F8003A +:1063F400FFFFF8001FFFF80007FFF000007FC00058 +:106404000EC88048FFFFE003FFFFE00FFFFFE03FFF +:10641400FFFFC0F800FF83E0007F0F80007E3E0096 +:1064240000F8F80003F47C0000FAFE00003F3F008F +:10643400000FCF80000FC7C0000F9F00007E7C00BC +:1064440001F1F0000FC7C000FE1F001FF07FFFFF27 +:1064540081FFFFFC07FFFFC01FFFF8000DC880434A +:106464005FFFFFFB7E0000057C00000AFFFFFF1BAF +:10647400F0000033E0000057FFFFFF0C48803F5F4F +:10648400FFFFFBF000015F000015FFFFF9BF0000F4 +:106494001BF000013F00000010C8604E0007FC0024 +:1064A400000FFFE0001FFFFE000FFFFFC007F8070B +:1064B400F803F8003F01F80007E0FC0000F83E0094 +:1064C400001E1F800007C7C00001F1F00000319FCB +:1064D4000000000AF8003FFFC7C000007E1F000054 +:1064E40003E7E00000F8F800003E3F00000F87E0FB +:1064F400000FE0FE000FF01FF01FF803FFFFF8008D +:106504003FFFFC0003FFFC00001FF0000E48804921 +:10651400BF00003FBF00003EF80001FAFFFFFFFD8F +:10652400F80001FDF80001F9F80001F00248A01D8F +:10653400BFBFBFBFBEF00A482033A0003FA0003F4A +:10654400A0003F40003E7801F8F801F3C00F9F001F +:106554007CF807C3F8FE1FFFE07FFE01FFE003FCA9 +:10656400000EC88042F00003F3C0001F8F0000FC3F +:106574003C0007E0F0003F03C001F80F000FC03CEF +:10658400007E00F003F003C01F800F00FC003C07F6 +:10659400E000F03F0003C1F8000F0FC0003C7F0093 +:1065A40000F3FE0003DFFC000FFDF0003FE7E00016 +:1065B400FF0FC003F81F000FC07E003E00FC00F078 +:1065C40001F803C003E00F000FC03C001F811E0050 +:1065D40007E078000FC1E0001F88F00007E3C00067 +:1065E4000FCF00001F800B488039BE00006F800071 +:1065F4001BE00006F800015E000057FFFFE01148B1 +:1066040080551FC00003FBFC00007F8FF00003FDDA +:10661400FF00007FC7BC0003FEF7C00077E3CF0094 +:1066240003DF79F00073F1E3C003CFBC7C0071F8A1 +:10663400F0F003C7DE1F00F0FC783C03C3EF07C093 +:10664400F07E3C0F03C1F781F0F03F1E03C3C0FB93 +:10665400C07CF01F8F00F3C07DE01FF00FBC01FE73 +:1066640001F8F007F007DE007E00FC7801F003E09B +:106674000E488048F80001F8FC0001F7F0000FC74D +:10668400F8000FBFE0007DFF8003EF7C001F79F06E +:1066940000FBCFC007DE3E003EF0F801F787E00FB5 +:1066A400BC1F007DE07C03EF03F01F780F80FBC06C +:1066B4003E07DE01F83EF007C1F7801F0FBC00FC67 +:1066C4007DE003E3EF001F9F78007EFBC001F7DE4F +:1066D400000FFEF0003FF78000FFC780007FC780F7 +:1066E400003FBC0000FDE00003E011C8404E00077D +:1066F400FC000003FFF80000FFFFE0001FFFFF00A5 +:1067040003FC07F8007E000FC00FC0007E01F800F4 +:1067140003F01F00001F107C00001F29F000001F61 +:106724001E000000F57C000001F3C000001FA7C09C +:1067340000007D07C00001F03E00003E03F00007AA +:10674400E01F8000FC00FC001F8007F80FF8003FEA +:10675400FFFE0001FFFFC00007FFF000000FF8007C +:10676400000DC88042FFFFF00FFFFFC0FFFFFF0FC7 +:10677400FFFFF8F8007FCF8000FCF80007FBF00073 +:1067840007DF0000F9F0001F9F0007F9FFFFFF1F5C +:10679400FFFFE1FFFFFC1FFFFE037E000006FC007D +:1067A4000007C0000011CC5F4E0007FC000003FF8F +:1067B400F80000FFFFE0003FFFFF0007FC07F800C0 +:1067C400FE001FC00FC0007E01F80003F03F000070 +:1067D4001F03E00001F90F800001F0F800000F8FA3 +:1067E400000000FB7E000001F3E000001F1E00001B +:1067F40001F1F000001F1F000003E1F800003E0F4C +:10680400800C07E0FC00F87C07E00FEFC03F007F3E +:10681400F803F801FF001FF01FE0007FFFFF0003F3 +:10682400FFFFFC000FFFE7F0001FF03F80000000B7 +:10683400F000000003000FC88048FFFFFC00FFFFCA +:10684400FF011FFFFFF81F0001FC1F00007E27E06F +:106854000007C47C00007C8F80001F0F80003F0F66 +:1068640080007E0F8001FE0FFFFFFC0FFFFFF80F7B +:10687400FFFFE00FFFFE000F803F000F801F800F1F +:10688400800FC00F8007E00F8003F011F0003F017C +:10689400F0001F823E0001F83E0000FC47C0000FDC +:1068A400C7C00007E8F800007E0EC84042003FE081 +:1068B4000007FFF0007FFFE003FFFFE01FF0FFC0D1 +:1068C4007E003F03E0007E0F8000F83C0003E41EDE +:1068D4000000F87C000001F8000003F000000FFC49 +:1068E40000001FFF00001FFFC0003FFFC0001FFF8C +:1068F400C00007FF800001FF000000FE000000F858 +:10690400000001E9F80000F9F00003E7C0001F0FE0 +:10691400C0007C3F8007E07FC0FF80FFFFFC01FFD9 +:10692400FFC001FFFE0000FFC0000EC8203F5FFF54 +:10693400FFFFD000F80068007C0034003E001A001D +:106944001F000A000F80000E488049BF00003FBFAF +:1069540000003FBF00003F9F00003F0F80007C7E8F +:106964000007E1F8007E07F81FE03FFFFE007FFF0D +:10697400E001FFFE0001FF800010C80042FC00009F +:106984000F9F000003C7C00001F0F800007D07C09E +:106994000007C0F80001E207C0001F00F8000780EC +:1069A4003E0003E0078000F8403E000F80078003AC +:1069B400C001F001F0003C007C000F801E0003E0E9 +:1069C4000F80007803C0001F00F00003C07C0000AB +:1069D400F01E00003E0F802000F07800003E3E00D4 +:1069E4004000F1E000001EF8008000F7800400037E +:1069F400F80000007E0000001F000016C8205EF8AA +:106A0400000FC0007C7C000FE0007CF0003FC00160 +:106A1400F3C000FF00078F8007BC001E3E001EF07D +:106A240000F878007BE003E1E003E7800F07C00F84 +:106A34001E003C1F003C7C01F03C00F0F007C0F05D +:106A44000783C01E03E01E0F00780F80783E03E02A +:106A54001E03E0780F080F01E03C07803E0780F832 +:106A64003E00783E01E0F001E0F00783C00783C0F8 +:106A74001F0F000F0F003C7C12078F001E3C000FFD +:106A84007C003DE02407BC001EF0000EE0003B80CB +:106A94004007F0001FC0001FC0003F008007C00077 +:106AA4001F0000104820427E00003E1F80003E0769 +:106AB400C0003E03F0003E00FC003F003E001F000B +:106AC4001F801F0007E01F8001F81F80007C0F80DB +:106AD400003F0F80000FCFC00003E7C00001FFC0DC +:106AE40000007FC000001FE0010000FC000000FF68 +:106AF400000000FF8000007FE000007DF800007EC1 +:106B04007C00007E3F00003E0FC0003E03F0003FCB +:106B140001F8003F007E001F001F801F8007C01F78 +:106B24008003F00F8000FC0F80003F0FC0001F8F18 +:106B3400C00007E7C00001F810C80042FC00001FB5 +:106B44009F80000FC3F00003E0FC0001F81F8000E9 +:106B5400FC03E0003E00FC001F801F8007C003E030 +:106B640003E000FC01F8001F807C0003E03E00000D +:106B7400FC1F00001F87C00003E3E00000FDF000DD +:106B8400001F7C000003FE000000FF0000001FC087 +:106B940001A0007C000D0003E00040001F00000E77 +:106BA40048203F47FFFFFE000003F000003F0000C5 +:106BB40003F000003F1000007E000007E000007EAC +:106BC400000007E000007E000003E000003F00003A +:106BD40003F000003F000003F000001F000001F874 +:106BE40000001F800001F800001F800000F8000072 +:106BF4000FC00000FC00000FC00000FC000007C034 +:106C040000007E000007E0000057FFFFFF80055CE6 +:106C14007B1D5FFEFC1BF06FC1BF06FC13F057FE2B +:106C24000748001D1E001C00878020E0083C003837 +:106C3400040F0101C040780070201E08038200F098 +:106C440000E1003C40071001E001C8007A000E009A +:106C54001E055C3B1D5FFE83FA0FE83FA0FE83F236 +:106C64000FD7FE0A28482E00F0000F80007E020095 +:106C7400FE000778007BC003CF003C7801E3E01FEF +:106C84000F00F0780781E0780F03C03C3E01E1E09B +:106C94000F9F003CF001F78007800E87FB393FFF10 +:106CA400FFFF040E6EA2F87E1F07C1E80F0BB4406D +:106CB4003800FF8007FFE00FFFF81FFFF83F01FDDA +:106CC4000F800FA1E000F00000F00003F000FFF0DF +:106CD4001FFFF07FFFF0FFF0F1FC00F3F000F3E0A2 +:106CE40000F47C003E7C007E7E01FE3FFFFF3FFF00 +:106CF400DF0FFF0F03FC0F0BC86039BF000027E054 +:106D04000003E1F803E7FE03EFFF83FFFFC3FC0F7B +:106D1400E3F803E3F001F3E001F47C001ECF000389 +:106D2400F1F00079F000F9F801F1FC01F1FE07E15E +:106D3400EFFFC1EFFF81E3FF01E1FC000B344032C0 +:106D440000FE0007FF803FFF80FFFF83F81F87C01E +:106D54001F1F001F3C003EF8003A7E00008F000019 +:106D640023E00008F8003CF00079F001F1F007C3DB +:106D7400F01F83FFFE03FFF803FFE000FE000B4853 +:106D84004039A00007C80001E01FC3C0FFE783FF2C +:106D9400EF0FFFFE3F03FCFC01F9F003F3C003EF28 +:106DA4008007DF0007E78001F1F00079E001F3E0FC +:106DB40003E7E00FC7E07F87FFFF07FFDE07FF3C25 +:106DC40001F8780C34403800FF0001FFE003FFF8BD +:106DD40003FFFF03F81F81F003E1F000F8F0007DEA +:106DE4001F0003D5FFFFFEF000008F800007C000E6 +:106DF400F43E001F0F801F07F03F81FFFF807FFFDD +:106E0400800FFF8001FE000848001C00FF01FF40C6 +:106E14003FF01F02C3E02BFFF343E0343E0343E0A3 +:106E240001F0000B485B3801FC3C0FFE783FFEF09C +:106E3400FFFFE3F03FCFC01F9F001F3C003EF80060 +:106E44003F7C000F78001EF8003DF000F9F001F3DC +:106E5400F007E3F03FC3FFFF83FFEF03FF9E01FC56 +:106E64003E00000F78003E78007CF801F1F807E15D +:106E7400FFFF81FFFE01FFF000FF800AC86039BFF9 +:106E840000009F80003E1FC0F9FFC3EFFF8FFFFF8C +:106E94003FC07EFE00FBF003FBF000FDF8007DFC2C +:106EA400003C02C860177FB06FF7FBFBF8055DDBA1 +:106EB4001760FD801A0FE83FA0FE83F00F81E07C8D +:106EC400FFA3FC7E000AC86033BF00009F80003E21 +:106ED400007CF803E3E01F0F80F83E07C0F83E0390 +:106EE400E1F00F8F803E7C00FBE003FF800FFF008A +:106EF4003FFE00FEF803F1F011F07C07C0F823E038 +:106F04003E0F807C3E01F8F803E3E007CF801FBE0C +:106F1400003E02C86017BFDFEFF7FBF7C011B46093 +:106F240054F07E00FE0F1FF83FF8F3FFC7FFCF7F3A +:106F3400FEFFFCFF03FE07EFE01FC03EFC01F8016B +:106F4400EF800F801FBF001E003F7E003C007D7C51 +:106F5400007800F00AB46038F07F03C7FF0F3FFEEB +:106F64003DFFFCFF01FBF803EFC00FEFC003F7E0A8 +:106F740001F7F000F00C34403800FF0001FFE0039B +:106F8400FFFC03FFFF03F01FC3F003E1F000F9F07F +:106F9400007CF8001E7C000FE78000FBE0007DF021 +:106FA400003CF8003E3E001F1F801F07E03F81FFAA +:106FB400FF807FFF801FFF0001FC000BC87B38F0BF +:106FC4007E00F1FF80F3FFE0F7FFF0FF01F8FE0021 +:106FD400F8FC007CF8007CF8003CF8003F9E0007B9 +:106FE400E3E000F3E001F3F001E3F803E3FC0FC393 +:106FF400FFFFC3FFFF03E7FE03E1F806FC00009F69 +:107004008000000B485B3801FC3C0FFE783FFEF02B +:10701400FFFFE3F03FCFC01F9F001F3C003F1F0056 +:1070240007E78001F1F00079E001F3E003E3E00F0A +:10703400C7E07F87FFFF07FFDE03FF3C01F87E8088 +:10704400001F2000078007346022F1F9E7FBDFF717 +:10705400FFCFE0A3F00DF8037E00BF80000AB44028 +:107064003203FC003FFC03FFFC1FFFF87C07E47CB9 +:1070740000F9F001E7C0000FC0003FF0007FFC0002 +:10708400FFFC00FFFC007FF8001FF0000FCE001F84 +:1070940078003E3E003E7E03F1FFFFC3FFFE03FF88 +:1070A400E003FE000646201C02003068F057FFE8AB +:1070B400F068F040F040F807FE03FC07E00AB46013 +:1070C40039BF000FDF8007CFC003E7E003E7C01F2D +:1070D4009F81FE7FFFF8FFFDE1FFC780FC1E0BB41C +:1070E4002032F0001EF8003E78003C7C003C7C001E +:1070F4007C3C00783E00783E00F81E00F01F01F151 +:1071040001E03C01F07C201E0F000F1F0401E3C0CE +:10711400901EF01001FC0000FC02001F000012345D +:107124000048F800F001F87801F801E3E00FC01F0F +:107134000F007F00F20F00FF00F07C07F80F01E062 +:107144003BE0780F03CF03C07C1E783C01E0E3C131 +:10715400E00F0F1F0F00787878F801E3C3C7800FA2 +:107164001C1E3C0079E079E003EF03DE000F781E7B +:10717400F0007B80F78003FC03F80801FC03F800AF +:107184000FC01F804007C00F80000BB42032FC00EA +:107194007E7E007C3E00F81F01F01F83F00F83E029 +:1071A40007C7C007CF8003EF8001FF0001FE000086 +:1071B400FE00007C0000FE01003FE0007DF0201F87 +:1071C4001F003E0F807C07C0FC07C0F803E1F001FC +:1071D400F3F001FBE000F80BC83B331F0003CF00C2 +:1071E40007CF8007878007A0F801E07803E40F80C9 +:1071F400780780F807C0F003C0F003C1E003E1E0C2 +:1072040001E3E001E3C001F3C000F7C000F7800030 +:107214007F80800FE00007E01200F802001E0040AB +:107224000780013F0001FF0001FE0001FC0001F89E +:1072340000000BB420334FFFFF80001F00003E000E +:10724400007C0000F80001F00003F00007E00007F4 +:10725400C0000F80001F00003E00007C0000FC0006 +:1072640001F80003F00003E00007C0000F80002BCA +:10727400FFFFF807DC3B22007E00FE01FE03FE0355 +:10728400E12078301F0583C007800F807F008F8046 +:107294000FE001F000F0140F0341F0481E001F003E +:1072A4001FF00FF007F003F001DCBB1BBF7EFDFBFA +:1072B400F7D7075C3B22F801FC047F800F8341E091 +:1072C400B078200F001F001F001FC003E00FC03E56 +:1072D40000F8803C341E0B07801F047F80FE01F001 +:1072E400000C90473A0FC0008FFE0067FFF07C7FD0 +:1072F400FFFFDE0FFFF6007FF10003F00000000047 +:10730400000001002401E039839432821C1120958D +:1073140045142AA15F8B2459E2D41828D406EC3DE5 +:10732400A22392549D25502CC1810CCE67133F9B00 +:1073340024DAE7213BAA2092109734F829314D6AC8 +:107344008857E2C7164CB515EB2FB98C0CDA6A8B4B +:10735400655C4CE9978D3CDDED2FEB849C4A231F43 +:107364001FE90849064A728A9494A765CF32C9B7BF +:107374004ECE7EF413A35D24A93B4B5A815436A808 +:107384009565AD5D7CEC6D64DB4A5AB6D9D70EBB0E +:10739400D5F1F045863C4C628B1A38EC4C760008EB +:1073A40000000000BC7300080100207E00000A04F5 +:1073B400040204040B08000000001803001644062D +:1073C40062A4D00B003415F853F1400B27B1CAA8BE +:1073D40074155384130051891283401681488C0D0F +:1073E4000038C8486144688E80026294C007472010 +:1073F40096421007472216124006822139280AA015 +:10740400B411F820026F1CC00621238002281A0739 +:10741400001C1A51000B0031D913800700309AD98F +:107424000B0031C8C0421087C00B0031C88234053C +:1074340013800B00304342927E040B0031E420F4AD +:107444000513800B0031C8A0F4C4E00B0033F0280E +:1074540024A00B0031D113A627000B0031D313C194 +:1074640044E002C01B4403071B49800AA0B0272044 +:1074740070200A6133E03E0AA0B2070272000B00DA +:1074840031C882141001001547587C3044D526C5F4 +:1074940012A69361011FC00F00404494223E88202D +:1074A4000D003BE885FCC2F80D0038E2350111C03F +:1074B4000D003BC4550A27800B0033F107E60F800B +:1074C4000B0033F107AA000F0040E1120A023A0947 +:1074D40010E00D003CC2FEA1030016D009002D8C63 +:1074E40049800D003A144916348890800B0036C147 +:1074F400F00F00420C639AB1240D003A16314C4A45 +:107504008D080F0040E11541221C0B0033D317A650 +:10751400000F0040E114C14D221F0D003BE885F22D +:107524004889080D0039E4280C060284F00B003366 +:10753400FA400D003EC2780F0044418450520400CA +:1075440017185210A28C2528515041000D003A18EA +:107554004A0C8490800F00420C2214A1000D0039C3 +:10756400F050241041F805471BD93007001C4A503D +:107574004005471BD4B00A822890A4400C2733F05E +:10758400044322200AC031C89E8A6E800B00344115 +:1075940066622CAC0AC031C8C411380B003404D460 +:1075A400E2299A0AC031C8BE82270007002093DA74 +:1075B4000B0731A9C4533417800B003441666A2089 +:1075C40003001264055F111AA009002C4254C72954 +:1075D40020030016D00EC042F34D490AC033D71021 +:1075E4000AC031D513800B0732CCC4595A200B077B +:1075F40031A9C453360206C022B5400AC031C89826 +:1076040012270007181C27A4600AC0354533400A16 +:10761400C03446150412C0522294C2AA08800AC07B +:107624003225410A440B0734461524200AC033E1AD +:1076340041087C074720CA4A42034716E6074F22FF +:107644004A1A480A4233AB000000301C0B04C1C084 +:107654009C310D43B104461305015057174631A020 +:10766400711E88222C93268A22A8AE2CCBA2FCC69B +:1076740033CDF3A0F03E1004210F469204912A4D1D +:107684001395054A549595896B5D57A5FD88651931 +:10769400D695AE6CDB96F9C4721CC751DC78DEB7A4 +:1076A400CDF880608832118661D88E288BA368FA61 +:1076B4004392E5195E5D99A6D9D27BA0685A2C0045 +:1076C400E379000800000000E07600080100207E55 +:1076D40000000A04040305040D0A00000000080366 +:1076E4004407B4400664EB3411400F024227FC12F5 +:1076F4003FE5200B67EE72B14707162A70801544E8 +:10770400186122484A064013029812443011441268 +:107714003094818181248A461CC00264E53007A725 +:10772400A830B6421007A3A890B4C2400A80CA2366 +:10773400E2140EE431221FE440026BC930062068D3 +:10774400E002240880094009032529100D400E7B1E +:1077540061427807440E26BA400D400E790C820827 +:1077640020820FC00D400E790C023A4142780D4040 +:107774000E0A0682A127F0100D400E7E1040F90C6F +:107784000284F00D400E790C40B98CC2780D400E85 +:10779400FE02812089400D400E7A613D509E0D40CD +:1077A4000E7A61467601447002E408D90327C8DAE8 +:1077B400600CE4300431840603010E8070FF001F66 +:1077C400C00CE43080C060218C200B440E74441043 +:1077D4008484004019A3BA0F818210089D2919508E +:1077E4004A845424A324EE100440C1F81340120820 +:1077F40048A20887F10510100F4412FD305FAA0B50 +:10780400F00F441238448350104887000F4412F894 +:107814008590509F000F4412FF301FEA03F80D4477 +:1078240010FE607D70001144143C212062011F1081 +:107834002421E00F4413505FEE08034407B9800B82 +:10784400400DA1889C114412814121110905832115 +:10785400088240800D440FB0440FC013441680C604 +:107864000E28B32988880F441282C314624C4543FE +:10787400411144143C21640908780F4412FD505FFF +:10788400AA001147F43C215C0A34843D0F4412FDE4 +:10789400505F912212080F44127D10500E01806235 +:1078A40009F00F400EFFA220400F4413B050488748 +:1078B4000013401310184141120510101B401A8286 +:1078C4000A14328A2928A408200F400E8308852030 +:1078D40040A422410F44128308A0A5880F400E7EC5 +:1078E4000501204410207F05A7A8F6A980094009B6 +:1078F4001129250205A7A8F5A5800AA08A24A910A4 +:107904000E23AEFE044508880AE40E72209E8A66A1 +:10791400800B440F30599A8BC00AE40E7233044E24 +:107924000B440F2135398A66800AE40E7445F4113C +:1079340038094006384762000B47AE6A7314CD0518 +:1079440013800B440F30599B88034406C36007BF60 +:10795400A63034C1600B440F3045251C89220344F2 +:1079640007B98012E416B33337110AE40EB33710A3 +:107974000AE40E75C4E00B47AEB333165698000BF9 +:1079840047AE6A7314CD908006E408AD700AE40E25 +:1079940072281C0A270007200909ED180AE40F9130 +:1079A4003C0AE00B1195410012E0131119554110E6 +:1079B4000AE40E8C284852200B47AF119551180A3F +:1079C400E40EFC084843E007A3A83692D08003875E +:1079D400C7BB8007A7A89686D2000E4090729E006F +:1079E4000030200C05C220C43E1084914056174636 +:1079F4001194691C0771F4882489C29CB12E8C23CC +:107A040030D0354DE394EE3E110471254C139509A5 +:107A14004A55D5E58D695E17F62995679A66C1BA08 +:107A2400719CD755E07B5F88020B8461887A248A35 +:107A340022C8D63D9124D9565C99A6D9CA79A0A862 +:107A44007A3A94A6AA3AB2B1AEAC0B16CCB52DCB09 +:107A54008EEBBCAF7BF800000000003E5B4F5B3E4A +:107A64003E6B4F6B3E1C3E7C3E1C183C7E3C181CFF +:107A7400577D571C1C5E7F5E1C00183C1800FFE7F6 +:107A8400C3E7FF0018241800FFE7DBE7FF30483A9C +:107A9400060E2629792926407F050507407F0525FE +:107AA4003F5A3CE73C5A7F3E1C1C08081C1C3E7F86 +:107AB40014227F22145F5F005F5F06097F017F004D +:107AC4006689956A606060606094A2FFA29408046D +:107AD4007E040810207E201008082A1C08081C2A8E +:107AE40008081E101010100C1E0C1E0C30383E38E6 +:107AF40030060E3E0E06000000000000005F00008D +:107B04000007000700147F147F14242A7F2A1223FD +:107B14001308646236495620500008070300001C0D +:107B24002241000041221C002A1C7F1C2A08083E16 +:107B34000808008070300008080808080000606029 +:107B44000020100804023E5149453E00427F400097 +:107B540072494949462141494D331814127F10276F +:107B6400454545393C4A49493141211109073649BE +:107B7400494936464949291E000014000000403492 +:107B84000000000814224114141414140041221497 +:107B94000802015909063E415D594E7C1211127CBE +:107BA4007F494949363E414141227F4141413E7F1F +:107BB400494949417F090909013E414151737F08FF +:107BC40008087F00417F41002040413F017F0814A5 +:107BD40022417F404040407F021C027F7F04081006 +:107BE4007F3E4141413E7F090909063E4151215EE4 +:107BF4007F09192946264949493203017F01033F78 +:107C04004040403F1F2040201F3F4038403F631406 +:107C140008146303047804036159494D43007F4108 +:107C240041410204081020004141417F0402010245 +:107C3400044040404040000307080020545478406A +:107C44007F284444383844444428384444287F38FE +:107C54005454541800087E090218A4A49C787F0880 +:107C640004047800447D40002040403D007F1028FB +:107C7400440000417F40007C047804787C080404BC +:107C8400783844444438FC1824241818242418FC54 +:107C94007C08040408485454542404043F44243CF9 +:107CA4004040207C1C2040201C3C4030403C442868 +:107CB4001028444C9090907C4464544C4400083602 +:107CC4004100000077000000413608000201020470 +:107CD400023C2623263C1EA1A161123A4040207A90 +:107CE40038545455592155557941215454784121DA +:107CF4005554784020545579400C1E52721239550F +:107D0400555559395454545939555454580000450B +:107D14007C410002457D420001457C40F029242934 +:107D2400F0F0282528F07C545545002054547C5408 +:107D34007C0A097F4932494949323248484832323B +:107D44004A4848303A4141217A3A42402078009DDD +:107D5400A0A07D39444444393D4040403D3C24FF8B +:107D64002424487E4943662B2FFC2F2BFF0929F638 +:107D740020C0887E090320545479410000447D4189 +:107D84003048484A32384040227A007A0A0A727DE2 +:107D94000D19317D2629292F2826292929263048FD +:107DA4004D4020380808080808080808382F10C86B +:107DB400ACBA2F102834FA00007B000008142A14EF +:107DC4002222142A1408AA005500AAAA55AA55AAC0 +:107DD400000000FF00101010FF00141414FF001026 +:107DE40010FF00FF1010F010F0141414FC00141411 +:107DF400F700FF0000FF00FF1414F404FC14141730 +:107E0400101F10101F101F1414141F00101010F056 +:107E1400000000001F101010101F10101010F010A0 +:107E2400000000FF101010101010101010FF1000B0 +:107E34000000FF140000FF00FF00001F10170000E7 +:107E4400FC04F414141710171414F404F40000FFC1 +:107E540000F714141414141414F700F7141414175A +:107E64001410101F101F141414F4141010F010F038 +:107E740000001F101F0000001F14000000FC14006D +:107E840000F010F01010FF10FF141414FF14101061 +:107E9400101F00000000F010FFFFFFFFFFF0F0F0E4 +:107EA400F0F0FFFFFF0000000000FFFF0F0F0F0FB7 +:107EB4000F38444438447C2A2A3E147E02020606C3 +:107EC400027E027E0263554941633844443C0440C7 +:107ED4007E201E2006027E020299A5E7A5991C2A8F +:107EE400492A1C4C7201724C304A4D4D303048784E +:107EF4004830BC625A463D3E494949007E01010171 +:107F04007E2A2A2A2A2A44445F444440514A44404F +:107F140040444A51400000FF0103E080FF00000894 +:107F2400086B6B083612362436060F090F0600005C +:107F340018180000001010003040FF0101001F015C +:107F4400011E00191D1712003C3C3C3C00000000BF +:107F5400000001001C456C656374726F6E696320D8 +:107F64004C6F616420627920484239455649007259 +:107F7400756E007265616400550063757400540089 +:107F8400636F6F6C00546F67676C65204F4E2F4FA3 +:107F940046462020202020005365742053746570C9 +:107FA400205769647468202020200053657420439E +:107FB40075746F666620566F6C74616765005265F0 +:107FC40073657420436F756E74657273202020206E +:107FD4000053746F726520506172616D65746572CF +:107FE4007320200043616C6962726174696F6E2052 +:107FF40020202020202000576820004168003A00FB +:108004002E00416D707300560041004F686D73007F +:1080140052756E6E696E67005374616E64627900A6 +:108024006F004300566F6C74005761747400000055 +:10803400C240000850400008BC3F0008BA40000895 +:10804400BC3F000856400008BC3F0008BA40000886 +:10805400504000085040000856400008BA4000084C +:108064006040000860400008604000089E4000082E +:108074004E400008BC3F000856400008BC3F0008C2 +:108084004E400008BE3F0008BE3F000856400008AE +:108094004E4000086040000860400008604000084E +:1080A4009E4000085040000850400008BC3F0008B3 +:1080B400BA3F0008BC3F000856400008BC3F000817 +:1080C400BA3F0008504000085040000856400008DD +:1080D400BA3F000860400008604000082C440008D3 +:1080E4005E4300085E4300085C43000862430008E6 +:1080F400624300080A4400085C4300086243000825 +:108104000A440008624300085C430008064400086F +:0C8114000644000806440008144400085B +:10812000240000200000000000000000000000000B +:108130000102030406070809006CDC02F00040019C +:04814000010102FF38 +:04000005080000C52A +:00000001FF diff --git a/Release/arm-electronicload_rework_2022.map b/Release/arm-electronicload_rework_2022.map new file mode 100644 index 0000000..8448630 --- /dev/null +++ b/Release/arm-electronicload_rework_2022.map @@ -0,0 +1,1845 @@ +Archive member included to satisfy reference by file (symbol) + +/usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_thumb1_case_uqi.o) + ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o (__gnu_thumb1_case_uqi) +/usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_thumb1_case_shi.o) + ./src/main.o (__gnu_thumb1_case_shi) +/usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_udivsi3.o) + ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o (__aeabi_uidiv) +/usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_divsi3.o) + ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o (__aeabi_idiv) +/usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_dvmd_tls.o) + /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_udivsi3.o) (__aeabi_idiv0) +/usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_arm_cmpsf2.o) + ./src/main.o (__aeabi_fcmpge) +/usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_fixunssfsi.o) + ./src/main.o (__aeabi_f2uiz) +/usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(addsf3.o) + ./src/main.o (__aeabi_fadd) +/usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(divsf3.o) + ./src/main.o (__aeabi_fdiv) +/usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(eqsf2.o) + /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_arm_cmpsf2.o) (__eqsf2) +/usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(gesf2.o) + /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_arm_cmpsf2.o) (__gesf2) +/usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(lesf2.o) + /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_arm_cmpsf2.o) (__lesf2) +/usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(mulsf3.o) + ./src/main.o (__aeabi_fmul) +/usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(subsf3.o) + /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_fixunssfsi.o) (__aeabi_fsub) +/usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(fixsfsi.o) + /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_fixunssfsi.o) (__aeabi_f2iz) +/usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(floatsisf.o) + ./src/main.o (__aeabi_i2f) +/usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(floatunsisf.o) + ./src/main.o (__aeabi_ui2f) +/usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_clzsi2.o) + /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(addsf3.o) (__clzsi2) +/usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-abs.o) + ./src/ili9341.o (abs) +/usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-errno.o) + ./system/src/newlib/_sbrk.o (__errno) +/usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-impure.o) + /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-errno.o) (_impure_ptr) +/usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-memcpy-stub.o) + ./src/main.o (memcpy) +/usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-memset.o) + ./src/main.o (memset) + +Allocating common symbols +Common symbol size file + +_invisible 0x1 ./src/ili9341.o +_originx 0x2 ./src/ili9341.o +timer_delayCount 0x4 ./src/delay.o +_standard 0x1 ./src/ili9341.o +errno 0x4 ./system/src/newlib/_syscalls.o +_clipy1 0x2 ./src/ili9341.o +font 0x1c ./src/ili9341gfx.o +cursor_y 0x2 ./src/ili9341gfx.o +iactualx 0x2 ./src/ili9341gfx.o +us_ticks 0x4 ./src/delay.o +iactualy 0x2 ./src/ili9341gfx.o +_displayclipx1 0x2 ./src/ili9341.o +_clipy2 0x2 ./src/ili9341.o +vactualx 0x2 ./src/ili9341gfx.o +isetx 0x2 ./src/ili9341gfx.o +vsety 0x2 ./src/ili9341gfx.o +vsetx 0x2 ./src/ili9341gfx.o +_clipx2 0x2 ./src/ili9341.o +i2c 0x25 ./src/i2c.o +ili9341_buf 0x1 ./src/ili9341.o +vactualy 0x2 ./src/ili9341gfx.o +_originy 0x2 ./src/ili9341.o +enc_delta 0x1 ./src/main.o +ticks 0x4 ./src/delay.o +cursor_x 0x2 ./src/ili9341gfx.o +_displayclipy1 0x2 ./src/ili9341.o +textsize 0x1 ./src/ili9341gfx.o +_clipx1 0x2 ./src/ili9341.o +_displayclipy2 0x2 ./src/ili9341.o +isety 0x2 ./src/ili9341gfx.o +_displayclipx2 0x2 ./src/ili9341.o +textbgcolor 0x2 ./src/ili9341gfx.o +textcolor 0x2 ./src/ili9341gfx.o + +Discarded input sections + + .text 0x0000000000000000 0x0 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .data 0x0000000000000000 0x0 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .bss 0x0000000000000000 0x0 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_DeInit + 0x0000000000000000 0xac ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_Init + 0x0000000000000000 0x7a ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_StructInit + 0x0000000000000000 0x10 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_PinLockConfig + 0x0000000000000000 0x24 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_ReadInputDataBit + 0x0000000000000000 0xc ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_ReadInputData + 0x0000000000000000 0x6 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_ReadOutputDataBit + 0x0000000000000000 0xc ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_ReadOutputData + 0x0000000000000000 0x6 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_SetBits + 0x0000000000000000 0x4 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_ResetBits + 0x0000000000000000 0x4 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_WriteBit + 0x0000000000000000 0xc ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_Write + 0x0000000000000000 0x4 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text.GPIO_PinAFConfig + 0x0000000000000000 0x22 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .debug_info 0x0000000000000000 0x720 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .debug_abbrev 0x0000000000000000 0x22c ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .debug_loc 0x0000000000000000 0x3c8 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .debug_aranges + 0x0000000000000000 0x80 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .debug_ranges 0x0000000000000000 0x70 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .debug_line 0x0000000000000000 0x462 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .debug_str 0x0000000000000000 0x52e ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .comment 0x0000000000000000 0x52 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .debug_frame 0x0000000000000000 0x108 ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .ARM.attributes + 0x0000000000000000 0x2c ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o + .text 0x0000000000000000 0x0 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .data 0x0000000000000000 0x0 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .bss 0x0000000000000000 0x0 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_DeInit + 0x0000000000000000 0x60 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_HSEConfig + 0x0000000000000000 0x10 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_AdjustHSICalibrationValue + 0x0000000000000000 0x14 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_HSICmd + 0x0000000000000000 0x1c ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_AdjustHSI14CalibrationValue + 0x0000000000000000 0x14 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_HSI14Cmd + 0x0000000000000000 0x1c ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_HSI14ADCRequestCmd + 0x0000000000000000 0x1c ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_LSEConfig + 0x0000000000000000 0x20 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_LSEDriveConfig + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_LSICmd + 0x0000000000000000 0x1c ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_PLLConfig + 0x0000000000000000 0x20 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_PLLCmd + 0x0000000000000000 0x24 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_HSI48Cmd + 0x0000000000000000 0x24 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_PREDIV1Config + 0x0000000000000000 0x14 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_ClockSecuritySystemCmd + 0x0000000000000000 0x24 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_MCOConfig + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_SYSCLKConfig + 0x0000000000000000 0x14 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_GetSYSCLKSource + 0x0000000000000000 0x10 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_HCLKConfig + 0x0000000000000000 0x14 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_PCLKConfig + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_ADCCLKConfig + 0x0000000000000000 0x30 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_CECCLKConfig + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_I2CCLKConfig + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_USARTCLKConfig + 0x0000000000000000 0x34 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_USBCLKConfig + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_GetClocksFreq + 0x0000000000000000 0x17c ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_RTCCLKConfig + 0x0000000000000000 0x10 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_RTCCLKCmd + 0x0000000000000000 0x24 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_BackupResetCmd + 0x0000000000000000 0x24 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_AHBPeriphClockCmd + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_APB2PeriphClockCmd + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_APB1PeriphClockCmd + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_AHBPeriphResetCmd + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_APB2PeriphResetCmd + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_APB1PeriphResetCmd + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_ITConfig + 0x0000000000000000 0x18 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_GetFlagStatus + 0x0000000000000000 0x2c ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_WaitForHSEStartUp + 0x0000000000000000 0x2e ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_ClearFlag + 0x0000000000000000 0x14 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_GetITStatus + 0x0000000000000000 0x14 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text.RCC_ClearITPendingBit + 0x0000000000000000 0xc ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .data.APBAHBPrescTable + 0x0000000000000000 0x10 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .debug_info 0x0000000000000000 0xb5c ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .debug_abbrev 0x0000000000000000 0x281 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .debug_loc 0x0000000000000000 0x679 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .debug_aranges + 0x0000000000000000 0x160 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .debug_ranges 0x0000000000000000 0x150 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .debug_line 0x0000000000000000 0xc8c ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .debug_str 0x0000000000000000 0x82b ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .comment 0x0000000000000000 0x52 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .debug_frame 0x0000000000000000 0x2c4 ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .ARM.attributes + 0x0000000000000000 0x2c ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + .text 0x0000000000000000 0x0 ./system/src/newlib/_cxx.o + .data 0x0000000000000000 0x0 ./system/src/newlib/_cxx.o + .bss 0x0000000000000000 0x0 ./system/src/newlib/_cxx.o + .text._ZN9__gnu_cxx27__verbose_terminate_handlerEv + 0x0000000000000000 0x6 ./system/src/newlib/_cxx.o + .text.__cxa_pure_virtual + 0x0000000000000000 0x6 ./system/src/newlib/_cxx.o + .debug_info 0x0000000000000000 0x107b ./system/src/newlib/_cxx.o + .debug_abbrev 0x0000000000000000 0x32c ./system/src/newlib/_cxx.o + .debug_aranges + 0x0000000000000000 0x20 ./system/src/newlib/_cxx.o + .debug_ranges 0x0000000000000000 0x10 ./system/src/newlib/_cxx.o + .debug_line 0x0000000000000000 0x1dc ./system/src/newlib/_cxx.o + .debug_str 0x0000000000000000 0x852 ./system/src/newlib/_cxx.o + .comment 0x0000000000000000 0x52 ./system/src/newlib/_cxx.o + .debug_frame 0x0000000000000000 0x40 ./system/src/newlib/_cxx.o + .ARM.attributes + 0x0000000000000000 0x2c ./system/src/newlib/_cxx.o + .text 0x0000000000000000 0x0 ./system/src/newlib/_exit.o + .data 0x0000000000000000 0x0 ./system/src/newlib/_exit.o + .bss 0x0000000000000000 0x0 ./system/src/newlib/_exit.o + .text.abort 0x0000000000000000 0x8 ./system/src/newlib/_exit.o + .text 0x0000000000000000 0x0 ./system/src/newlib/_sbrk.o + .data 0x0000000000000000 0x0 ./system/src/newlib/_sbrk.o + .bss 0x0000000000000000 0x0 ./system/src/newlib/_sbrk.o + .text._sbrk 0x0000000000000000 0x40 ./system/src/newlib/_sbrk.o + .bss.current_heap_end.3985 + 0x0000000000000000 0x4 ./system/src/newlib/_sbrk.o + .debug_info 0x0000000000000000 0x9c5 ./system/src/newlib/_sbrk.o + .debug_abbrev 0x0000000000000000 0x22f ./system/src/newlib/_sbrk.o + .debug_loc 0x0000000000000000 0x6b ./system/src/newlib/_sbrk.o + .debug_aranges + 0x0000000000000000 0x20 ./system/src/newlib/_sbrk.o + .debug_ranges 0x0000000000000000 0x10 ./system/src/newlib/_sbrk.o + .debug_line 0x0000000000000000 0x140 ./system/src/newlib/_sbrk.o + .debug_str 0x0000000000000000 0x63e ./system/src/newlib/_sbrk.o + .comment 0x0000000000000000 0x52 ./system/src/newlib/_sbrk.o + .debug_frame 0x0000000000000000 0x28 ./system/src/newlib/_sbrk.o + .ARM.attributes + 0x0000000000000000 0x2c ./system/src/newlib/_sbrk.o + .text 0x0000000000000000 0x0 ./system/src/newlib/_startup.o + .data 0x0000000000000000 0x0 ./system/src/newlib/_startup.o + .bss 0x0000000000000000 0x0 ./system/src/newlib/_startup.o + .text.__initialize_data + 0x0000000000000000 0xc ./system/src/newlib/_startup.o + .text.__initialize_bss + 0x0000000000000000 0xc ./system/src/newlib/_startup.o + .text.__run_init_array + 0x0000000000000000 0x44 ./system/src/newlib/_startup.o + .text.__run_fini_array + 0x0000000000000000 0x24 ./system/src/newlib/_startup.o + .text 0x0000000000000000 0x0 ./system/src/newlib/_syscalls.o + .data 0x0000000000000000 0x0 ./system/src/newlib/_syscalls.o + .bss 0x0000000000000000 0x0 ./system/src/newlib/_syscalls.o + .text.raise 0x0000000000000000 0x10 ./system/src/newlib/_syscalls.o + .text.kill 0x0000000000000000 0x10 ./system/src/newlib/_syscalls.o + .bss.__dso_handle + 0x0000000000000000 0x4 ./system/src/newlib/_syscalls.o + COMMON 0x0000000000000000 0x4 ./system/src/newlib/_syscalls.o + .text 0x0000000000000000 0x0 ./system/src/newlib/assert.o + .data 0x0000000000000000 0x0 ./system/src/newlib/assert.o + .bss 0x0000000000000000 0x0 ./system/src/newlib/assert.o + .text.__assert_func + 0x0000000000000000 0x6 ./system/src/newlib/assert.o + .debug_info 0x0000000000000000 0x9ff ./system/src/newlib/assert.o + .debug_abbrev 0x0000000000000000 0x231 ./system/src/newlib/assert.o + .debug_loc 0x0000000000000000 0x94 ./system/src/newlib/assert.o + .debug_aranges + 0x0000000000000000 0x20 ./system/src/newlib/assert.o + .debug_ranges 0x0000000000000000 0x10 ./system/src/newlib/assert.o + .debug_line 0x0000000000000000 0x130 ./system/src/newlib/assert.o + .debug_str 0x0000000000000000 0x647 ./system/src/newlib/assert.o + .comment 0x0000000000000000 0x52 ./system/src/newlib/assert.o + .debug_frame 0x0000000000000000 0x28 ./system/src/newlib/assert.o + .ARM.attributes + 0x0000000000000000 0x2c ./system/src/newlib/assert.o + .text 0x0000000000000000 0x0 ./system/src/diag/Trace.o + .data 0x0000000000000000 0x0 ./system/src/diag/Trace.o + .bss 0x0000000000000000 0x0 ./system/src/diag/Trace.o + .debug_line 0x0000000000000000 0x0 ./system/src/diag/Trace.o + .debug_str 0x0000000000000000 0x157 ./system/src/diag/Trace.o + .comment 0x0000000000000000 0x52 ./system/src/diag/Trace.o + .ARM.attributes + 0x0000000000000000 0x31 ./system/src/diag/Trace.o + .text 0x0000000000000000 0x0 ./system/src/diag/trace_impl.o + .data 0x0000000000000000 0x0 ./system/src/diag/trace_impl.o + .bss 0x0000000000000000 0x0 ./system/src/diag/trace_impl.o + .debug_line 0x0000000000000000 0x0 ./system/src/diag/trace_impl.o + .debug_str 0x0000000000000000 0x15c ./system/src/diag/trace_impl.o + .comment 0x0000000000000000 0x52 ./system/src/diag/trace_impl.o + .ARM.attributes + 0x0000000000000000 0x31 ./system/src/diag/trace_impl.o + .text 0x0000000000000000 0x0 ./system/src/cortexm/_initialize_hardware.o + .data 0x0000000000000000 0x0 ./system/src/cortexm/_initialize_hardware.o + .bss 0x0000000000000000 0x0 ./system/src/cortexm/_initialize_hardware.o + .text 0x0000000000000000 0x0 ./system/src/cortexm/_reset_hardware.o + .data 0x0000000000000000 0x0 ./system/src/cortexm/_reset_hardware.o + .bss 0x0000000000000000 0x0 ./system/src/cortexm/_reset_hardware.o + .text 0x0000000000000000 0x0 ./system/src/cortexm/exception_handlers.o + .data 0x0000000000000000 0x0 ./system/src/cortexm/exception_handlers.o + .bss 0x0000000000000000 0x0 ./system/src/cortexm/exception_handlers.o + .text 0x0000000000000000 0x0 ./system/src/cmsis/system_stm32f0xx.o + .data 0x0000000000000000 0x0 ./system/src/cmsis/system_stm32f0xx.o + .bss 0x0000000000000000 0x0 ./system/src/cmsis/system_stm32f0xx.o + .text 0x0000000000000000 0x0 ./system/src/cmsis/vectors_stm32f0xx.o + .data 0x0000000000000000 0x0 ./system/src/cmsis/vectors_stm32f0xx.o + .bss 0x0000000000000000 0x0 ./system/src/cmsis/vectors_stm32f0xx.o + .text 0x0000000000000000 0x0 ./src/24aaxx.o + .data 0x0000000000000000 0x0 ./src/24aaxx.o + .bss 0x0000000000000000 0x0 ./src/24aaxx.o + .text._24aa02_write + 0x0000000000000000 0x100 ./src/24aaxx.o + .text._24aa02_read + 0x0000000000000000 0x154 ./src/24aaxx.o + .text 0x0000000000000000 0x0 ./src/BlinkLed.o + .data 0x0000000000000000 0x0 ./src/BlinkLed.o + .bss 0x0000000000000000 0x0 ./src/BlinkLed.o + .text.blink_led_init + 0x0000000000000000 0x34 ./src/BlinkLed.o + .debug_info 0x0000000000000000 0x369 ./src/BlinkLed.o + .debug_abbrev 0x0000000000000000 0x183 ./src/BlinkLed.o + .debug_aranges + 0x0000000000000000 0x20 ./src/BlinkLed.o + .debug_ranges 0x0000000000000000 0x10 ./src/BlinkLed.o + .debug_line 0x0000000000000000 0x15a ./src/BlinkLed.o + .debug_str 0x0000000000000000 0x3fd ./src/BlinkLed.o + .comment 0x0000000000000000 0x52 ./src/BlinkLed.o + .debug_frame 0x0000000000000000 0x30 ./src/BlinkLed.o + .ARM.attributes + 0x0000000000000000 0x2c ./src/BlinkLed.o + .text 0x0000000000000000 0x0 ./src/_write.o + .data 0x0000000000000000 0x0 ./src/_write.o + .bss 0x0000000000000000 0x0 ./src/_write.o + .debug_line 0x0000000000000000 0x0 ./src/_write.o + .debug_str 0x0000000000000000 0x14c ./src/_write.o + .comment 0x0000000000000000 0x52 ./src/_write.o + .ARM.attributes + 0x0000000000000000 0x31 ./src/_write.o + .text 0x0000000000000000 0x0 ./src/delay.o + .data 0x0000000000000000 0x0 ./src/delay.o + .bss 0x0000000000000000 0x0 ./src/delay.o + .text.timer_sleep + 0x0000000000000000 0x10 ./src/delay.o + .text.micros 0x0000000000000000 0x44 ./src/delay.o + .text 0x0000000000000000 0x0 ./src/font_Arial.o + .data 0x0000000000000000 0x0 ./src/font_Arial.o + .bss 0x0000000000000000 0x0 ./src/font_Arial.o + .rodata.Arial_11 + 0x0000000000000000 0x1c ./src/font_Arial.o + .rodata.Arial_11_data + 0x0000000000000000 0x35d ./src/font_Arial.o + .rodata.Arial_11_index + 0x0000000000000000 0x77 ./src/font_Arial.o + .rodata.Arial_14 + 0x0000000000000000 0x1c ./src/font_Arial.o + .rodata.Arial_14_data + 0x0000000000000000 0x521 ./src/font_Arial.o + .rodata.Arial_14_index + 0x0000000000000000 0x83 ./src/font_Arial.o + .rodata.Arial_16 + 0x0000000000000000 0x1c ./src/font_Arial.o + .rodata.Arial_16_data + 0x0000000000000000 0x60f ./src/font_Arial.o + .rodata.Arial_16_index + 0x0000000000000000 0x83 ./src/font_Arial.o + .rodata.Arial_18 + 0x0000000000000000 0x1c ./src/font_Arial.o + .rodata.Arial_18_data + 0x0000000000000000 0x75e ./src/font_Arial.o + .rodata.Arial_18_index + 0x0000000000000000 0x83 ./src/font_Arial.o + .rodata.Arial_20 + 0x0000000000000000 0x1c ./src/font_Arial.o + .rodata.Arial_20_data + 0x0000000000000000 0x8e6 ./src/font_Arial.o + .rodata.Arial_20_index + 0x0000000000000000 0x8f ./src/font_Arial.o + .rodata.Arial_24 + 0x0000000000000000 0x1c ./src/font_Arial.o + .rodata.Arial_24_data + 0x0000000000000000 0xb96 ./src/font_Arial.o + .rodata.Arial_24_index + 0x0000000000000000 0x8f ./src/font_Arial.o + .rodata.Arial_28 + 0x0000000000000000 0x1c ./src/font_Arial.o + .rodata.Arial_28_data + 0x0000000000000000 0x13cf ./src/font_Arial.o + .rodata.Arial_28_index + 0x0000000000000000 0xf6 ./src/font_Arial.o + .rodata.Arial_32 + 0x0000000000000000 0x1c ./src/font_Arial.o + .rodata.Arial_32_data + 0x0000000000000000 0x136e ./src/font_Arial.o + .rodata.Arial_32_index + 0x0000000000000000 0x9b ./src/font_Arial.o + .rodata.Arial_37 + 0x0000000000000000 0x1c ./src/font_Arial.o + .rodata.Arial_37_data + 0x0000000000000000 0x1a2b ./src/font_Arial.o + .rodata.Arial_37_index + 0x0000000000000000 0x9c ./src/font_Arial.o + .rodata.Arial_38 + 0x0000000000000000 0x1c ./src/font_Arial.o + .rodata.Arial_38_data + 0x0000000000000000 0x1bbc ./src/font_Arial.o + .rodata.Arial_38_index + 0x0000000000000000 0x9c ./src/font_Arial.o + .rodata.Arial_40 + 0x0000000000000000 0x1c ./src/font_Arial.o + .rodata.Arial_40_data + 0x0000000000000000 0x1d35 ./src/font_Arial.o + .rodata.Arial_40_index + 0x0000000000000000 0x9b ./src/font_Arial.o + .rodata.Arial_48 + 0x0000000000000000 0x1c ./src/font_Arial.o + .rodata.Arial_48_data + 0x0000000000000000 0x29c5 ./src/font_Arial.o + .rodata.Arial_48_index + 0x0000000000000000 0xa7 ./src/font_Arial.o + .rodata.Arial_60 + 0x0000000000000000 0x1c ./src/font_Arial.o + .rodata.Arial_60_data + 0x0000000000000000 0x3ed1 ./src/font_Arial.o + .rodata.Arial_60_index + 0x0000000000000000 0xa7 ./src/font_Arial.o + .rodata.Arial_72 + 0x0000000000000000 0x1c ./src/font_Arial.o + .rodata.Arial_72_data + 0x0000000000000000 0x59d9 ./src/font_Arial.o + .rodata.Arial_72_index + 0x0000000000000000 0xb3 ./src/font_Arial.o + .rodata.Arial_96 + 0x0000000000000000 0x1c ./src/font_Arial.o + .rodata.Arial_96_data + 0x0000000000000000 0x9da0 ./src/font_Arial.o + .rodata.Arial_96_index + 0x0000000000000000 0xbe ./src/font_Arial.o + .text 0x0000000000000000 0x0 ./src/glcdfont.o + .data 0x0000000000000000 0x0 ./src/glcdfont.o + .bss 0x0000000000000000 0x0 ./src/glcdfont.o + .rodata.Font5x7 + 0x0000000000000000 0x1c ./src/glcdfont.o + .text 0x0000000000000000 0x0 ./src/i2c.o + .data 0x0000000000000000 0x0 ./src/i2c.o + .bss 0x0000000000000000 0x0 ./src/i2c.o + .text.i2c_status + 0x0000000000000000 0x48 ./src/i2c.o + .text.i2c_stop + 0x0000000000000000 0xc ./src/i2c.o + .text.i2c_reset + 0x0000000000000000 0x18 ./src/i2c.o + .text.i2c_read_nack + 0x0000000000000000 0x20 ./src/i2c.o + .text 0x0000000000000000 0x0 ./src/ili9341.o + .data 0x0000000000000000 0x0 ./src/ili9341.o + .bss 0x0000000000000000 0x0 ./src/ili9341.o + .text.width 0x0000000000000000 0xc ./src/ili9341.o + .text.height 0x0000000000000000 0xc ./src/ili9341.o + .text.ili9341_hard_reset + 0x0000000000000000 0x2 ./src/ili9341.o + .text.ili9341_spi_init + 0x0000000000000000 0xa ./src/ili9341.o + .text.ili9341_spi_send + 0x0000000000000000 0x14 ./src/ili9341.o + .text.ili9341_writedata16 + 0x0000000000000000 0x38 ./src/ili9341.o + .text.color565toRGB14 + 0x0000000000000000 0x1e ./src/ili9341.o + .text.RGB14tocolor565 + 0x0000000000000000 0x1a ./src/ili9341.o + .text.ili9341_drawline + 0x0000000000000000 0x1b0 ./src/ili9341.o + .text.ili9341_drawcirclehelper + 0x0000000000000000 0x11c ./src/ili9341.o + .text.ili9341_fillcirclehelper + 0x0000000000000000 0x10a ./src/ili9341.o + .text.ili9341_drawrect + 0x0000000000000000 0x52 ./src/ili9341.o + .text.ili9341_drawroundrect + 0x0000000000000000 0xe0 ./src/ili9341.o + .text.ili9341_fillroundrect + 0x0000000000000000 0x7e ./src/ili9341.o + .text.ili9341_drawhollowcircle + 0x0000000000000000 0x10c ./src/ili9341.o + .text.ili9341_drawfilledcircle + 0x0000000000000000 0xe4 ./src/ili9341.o + .text.ili9341_drawtriangle + 0x0000000000000000 0x4a ./src/ili9341.o + .text.ili9341_filltriangle + 0x0000000000000000 0x190 ./src/ili9341.o + .text.ili9341_fillrecthgradient + 0x0000000000000000 0x184 ./src/ili9341.o + .text.ili9341_fillrectvgradient + 0x0000000000000000 0x16c ./src/ili9341.o + .text 0x0000000000000000 0x0 ./src/ili9341gfx.o + .data 0x0000000000000000 0x0 ./src/ili9341gfx.o + .bss 0x0000000000000000 0x0 ./src/ili9341gfx.o + .text.backuplocationvset + 0x0000000000000000 0x24 ./src/ili9341gfx.o + .text.backuplocationvactual + 0x0000000000000000 0x24 ./src/ili9341gfx.o + .text.backuplocationiset + 0x0000000000000000 0x24 ./src/ili9341gfx.o + .text.backuplocationiactual + 0x0000000000000000 0x24 ./src/ili9341gfx.o + .text.ili9341_settextsize + 0x0000000000000000 0x14 ./src/ili9341gfx.o + .text 0x0000000000000000 0x0 ./src/main.o + .data 0x0000000000000000 0x0 ./src/main.o + .bss 0x0000000000000000 0x0 ./src/main.o + .text.mcp4728_write_dac + 0x0000000000000000 0x44 ./src/main.o + .text.mcp4728_general_update + 0x0000000000000000 0x2 ./src/main.o + .text.mcp3426_config + 0x0000000000000000 0x20 ./src/main.o + .text.bcd_to_epphex + 0x0000000000000000 0x22 ./src/main.o + .bss.enc_event + 0x0000000000000000 0x1 ./src/main.o + .text 0x0000000000000000 0x14 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_thumb1_case_uqi.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_thumb1_case_uqi.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_thumb1_case_uqi.o) + .debug_line 0x0000000000000000 0x68 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_thumb1_case_uqi.o) + .debug_info 0x0000000000000000 0x26 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_thumb1_case_uqi.o) + .debug_abbrev 0x0000000000000000 0x14 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_thumb1_case_uqi.o) + .debug_aranges + 0x0000000000000000 0x20 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_thumb1_case_uqi.o) + .debug_str 0x0000000000000000 0xa3 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_thumb1_case_uqi.o) + .ARM.attributes + 0x0000000000000000 0x1e /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_thumb1_case_uqi.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_thumb1_case_shi.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_thumb1_case_shi.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_udivsi3.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_udivsi3.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_divsi3.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_divsi3.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_dvmd_tls.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_dvmd_tls.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_arm_cmpsf2.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_arm_cmpsf2.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_fixunssfsi.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_fixunssfsi.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(addsf3.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(addsf3.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(divsf3.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(divsf3.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(eqsf2.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(eqsf2.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(gesf2.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(gesf2.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(lesf2.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(lesf2.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(mulsf3.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(mulsf3.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(subsf3.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(subsf3.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(fixsfsi.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(fixsfsi.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(floatsisf.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(floatsisf.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(floatunsisf.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(floatunsisf.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_clzsi2.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_clzsi2.o) + .text 0x0000000000000000 0x8 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-abs.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-abs.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-abs.o) + .debug_info 0x0000000000000000 0x93f /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-abs.o) + .debug_abbrev 0x0000000000000000 0x1a7 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-abs.o) + .debug_loc 0x0000000000000000 0x25 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-abs.o) + .debug_aranges + 0x0000000000000000 0x20 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-abs.o) + .debug_line 0x0000000000000000 0x13f /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-abs.o) + .debug_str 0x0000000000000000 0x5d8 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-abs.o) + .comment 0x0000000000000000 0x4f /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-abs.o) + .debug_frame 0x0000000000000000 0x20 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-abs.o) + .ARM.attributes + 0x0000000000000000 0x2c /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-abs.o) + .text 0x0000000000000000 0xc /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-errno.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-errno.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-errno.o) + .debug_info 0x0000000000000000 0x953 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-errno.o) + .debug_abbrev 0x0000000000000000 0x198 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-errno.o) + .debug_aranges + 0x0000000000000000 0x20 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-errno.o) + .debug_line 0x0000000000000000 0x10e /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-errno.o) + .debug_str 0x0000000000000000 0x5ed /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-errno.o) + .comment 0x0000000000000000 0x4f /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-errno.o) + .debug_frame 0x0000000000000000 0x20 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-errno.o) + .ARM.attributes + 0x0000000000000000 0x2c /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-errno.o) + .text 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-impure.o) + .data 0x0000000000000000 0x64 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-impure.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-impure.o) + .rodata 0x0000000000000000 0x4 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-impure.o) + .debug_info 0x0000000000000000 0x92a /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-impure.o) + .debug_abbrev 0x0000000000000000 0x17a /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-impure.o) + .debug_aranges + 0x0000000000000000 0x18 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-impure.o) + .debug_line 0x0000000000000000 0xe3 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-impure.o) + .debug_str 0x0000000000000000 0x5db /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-impure.o) + .comment 0x0000000000000000 0x4f /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-impure.o) + .ARM.attributes + 0x0000000000000000 0x2c /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-impure.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-memcpy-stub.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-memcpy-stub.o) + .data 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-memset.o) + .bss 0x0000000000000000 0x0 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-memset.o) + +Memory Configuration + +Name Origin Length Attributes +RAM 0x0000000020000000 0x0000000000002000 xrw +CCMRAM 0x0000000000000000 0x0000000000000000 xrw +FLASH 0x0000000008000000 0x0000000000010000 xr +FLASHB1 0x0000000000000000 0x0000000000000000 xr +EXTMEMB0 0x0000000000000000 0x0000000000000000 xr +EXTMEMB1 0x0000000000000000 0x0000000000000000 xr +EXTMEMB2 0x0000000000000000 0x0000000000000000 xr +EXTMEMB3 0x0000000000000000 0x0000000000000000 xr +MEMORY_ARRAY 0x0000000000000000 0x0000000000000000 xrw +*default* 0x0000000000000000 0xffffffffffffffff + +Linker script and memory map + +LOAD ./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o +LOAD ./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o +LOAD ./system/src/newlib/_cxx.o +LOAD ./system/src/newlib/_exit.o +LOAD ./system/src/newlib/_sbrk.o +LOAD ./system/src/newlib/_startup.o +LOAD ./system/src/newlib/_syscalls.o +LOAD ./system/src/newlib/assert.o +LOAD ./system/src/diag/Trace.o +LOAD ./system/src/diag/trace_impl.o +LOAD ./system/src/cortexm/_initialize_hardware.o +LOAD ./system/src/cortexm/_reset_hardware.o +LOAD ./system/src/cortexm/exception_handlers.o +LOAD ./system/src/cmsis/system_stm32f0xx.o +LOAD ./system/src/cmsis/vectors_stm32f0xx.o +LOAD ./src/24aaxx.o +LOAD ./src/BlinkLed.o +LOAD ./src/_write.o +LOAD ./src/delay.o +LOAD ./src/font_Arial.o +LOAD ./src/glcdfont.o +LOAD ./src/i2c.o +LOAD ./src/ili9341.o +LOAD ./src/ili9341gfx.o +LOAD ./src/main.o +LOAD /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libstdc++_nano.a +LOAD /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libm.a +START GROUP +LOAD /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a +LOAD /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a +LOAD /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libc_nano.a +END GROUP +START GROUP +LOAD /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a +LOAD /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libc_nano.a +END GROUP + 0x0000000020002000 __stack = (ORIGIN (RAM) + LENGTH (RAM)) + 0x0000000020002000 _estack = __stack + 0x0000000000000400 __Main_Stack_Size = 0x400 + [!provide] PROVIDE (_Main_Stack_Size = __Main_Stack_Size) + 0x0000000020001c00 __Main_Stack_Limit = (__stack - __Main_Stack_Size) + [!provide] PROVIDE (_Main_Stack_Limit = __Main_Stack_Limit) + 0x0000000000000100 _Minimum_Stack_Size = 0x100 + 0x00000000200000b4 PROVIDE (_Heap_Begin = _end_noinit) + 0x0000000020001c00 PROVIDE (_Heap_Limit = (__stack - __Main_Stack_Size)) + +.isr_vector 0x0000000008000000 0x1aa + FILL mask 0xff + 0x0000000008000000 __vectors_start = ABSOLUTE (.) + 0x0000000008000000 __vectors_start__ = ABSOLUTE (.) + *(.isr_vector) + .isr_vector 0x0000000008000000 0xc4 ./system/src/cmsis/vectors_stm32f0xx.o + 0x0000000008000000 g_pfnVectors + *(.cfmconfig) + *(.after_vectors .after_vectors.*) + .after_vectors + 0x00000000080000c4 0xb4 ./system/src/newlib/_startup.o + 0x00000000080000c4 _start + .after_vectors + 0x0000000008000178 0x30 ./system/src/cortexm/exception_handlers.o + 0x0000000008000178 Reset_Handler + 0x000000000800017c NMI_Handler + 0x000000000800017e HardFault_Handler + 0x0000000008000196 HardFault_Handler_C + 0x0000000008000198 SVC_Handler + 0x000000000800019a PendSV_Handler + .after_vectors + 0x00000000080001a8 0x2 ./system/src/cmsis/vectors_stm32f0xx.o + 0x00000000080001a8 TIM1_CC_IRQHandler + 0x00000000080001a8 TSC_IRQHandler + 0x00000000080001a8 ADC1_COMP_IRQHandler + 0x00000000080001a8 TIM6_IRQHandler + 0x00000000080001a8 PVD_IRQHandler + 0x00000000080001a8 RCC_CRS_IRQHandler + 0x00000000080001a8 TIM6_DAC_IRQHandler + 0x00000000080001a8 USART3_4_IRQHandler + 0x00000000080001a8 ADC1_IRQHandler + 0x00000000080001a8 I2C2_IRQHandler + 0x00000000080001a8 USART3_6_IRQHandler + 0x00000000080001a8 TIM17_IRQHandler + 0x00000000080001a8 CEC_CAN_IRQHandler + 0x00000000080001a8 PVD_VDDIO2_IRQHandler + 0x00000000080001a8 DMA1_Channel4_5_6_7_IRQHandler + 0x00000000080001a8 TIM3_IRQHandler + 0x00000000080001a8 RCC_IRQHandler + 0x00000000080001a8 EXTI4_15_IRQHandler + 0x00000000080001a8 USART3_8_IRQHandler + 0x00000000080001a8 DMA1_Channel1_IRQHandler + 0x00000000080001a8 Default_Handler + 0x00000000080001a8 CEC_IRQHandler + 0x00000000080001a8 DMA1_Channel4_5_IRQHandler + 0x00000000080001a8 TIM7_IRQHandler + 0x00000000080001a8 EXTI0_1_IRQHandler + 0x00000000080001a8 USB_IRQHandler + 0x00000000080001a8 SPI2_IRQHandler + 0x00000000080001a8 DMA1_Ch2_3_DMA2_Ch1_2_IRQHandler + 0x00000000080001a8 DMA1_Ch4_7_DMA2_Ch3_5_IRQHandler + 0x00000000080001a8 TS_IRQHandler + 0x00000000080001a8 WWDG_IRQHandler + 0x00000000080001a8 TIM2_IRQHandler + 0x00000000080001a8 DMA1_Channel2_3_IRQHandler + 0x00000000080001a8 USART2_IRQHandler + 0x00000000080001a8 VDDIO2_IRQHandler + 0x00000000080001a8 FLASH_IRQHandler + 0x00000000080001a8 USART1_IRQHandler + 0x00000000080001a8 TIM1_BRK_UP_TRG_COM_IRQHandler + +.inits 0x00000000080001ac 0x28 + 0x00000000080001ac __data_regions_array_start = . + 0x00000000080001ac 0x4 LONG 0x8008120 LOADADDR (.data) + 0x00000000080001b0 0x4 LONG 0x20000000 ADDR (.data) + 0x00000000080001b4 0x4 LONG 0x20000024 (ADDR (.data) + SIZEOF (.data)) + 0x00000000080001b8 0x4 LONG 0x8008120 LOADADDR (.data_CCMRAM) + 0x00000000080001bc 0x4 LONG 0x0 ADDR (.data_CCMRAM) + 0x00000000080001c0 0x4 LONG 0x0 (ADDR (.data_CCMRAM) + SIZEOF (.data_CCMRAM)) + 0x00000000080001c4 __data_regions_array_end = . + 0x00000000080001c4 __bss_regions_array_start = . + 0x00000000080001c4 0x4 LONG 0x20000024 ADDR (.bss) + 0x00000000080001c8 0x4 LONG 0x200000b4 (ADDR (.bss) + SIZEOF (.bss)) + 0x00000000080001cc 0x4 LONG 0x0 ADDR (.bss_CCMRAM) + 0x00000000080001d0 0x4 LONG 0x0 (ADDR (.bss_CCMRAM) + SIZEOF (.bss_CCMRAM)) + 0x00000000080001d4 __bss_regions_array_end = . + *(.init) + *(.fini) + 0x00000000080001d4 . = ALIGN (0x4) + 0x00000000080001d4 PROVIDE (__preinit_array_start = .) + *(.preinit_array_sysinit .preinit_array_sysinit.*) + *(.preinit_array_platform .preinit_array_platform.*) + *(.preinit_array .preinit_array.*) + 0x00000000080001d4 PROVIDE (__preinit_array_end = .) + 0x00000000080001d4 . = ALIGN (0x4) + 0x00000000080001d4 PROVIDE (__init_array_start = .) + *(SORT_BY_NAME(.init_array.*)) + *(.init_array) + 0x00000000080001d4 PROVIDE (__init_array_end = .) + 0x00000000080001d4 . = ALIGN (0x4) + 0x00000000080001d4 PROVIDE (__fini_array_start = .) + *(SORT_BY_NAME(.fini_array.*)) + *(.fini_array) + 0x00000000080001d4 PROVIDE (__fini_array_end = .) + +.flashtext + *(.flashtext .flashtext.*) + +.text 0x00000000080001d4 0x7f4c + *(.text .text.*) + .text._exit 0x00000000080001d4 0x6 ./system/src/newlib/_exit.o + 0x00000000080001d4 _exit + *fill* 0x00000000080001da 0x2 + .text.__initialize_args + 0x00000000080001dc 0x10 ./system/src/newlib/_syscalls.o + 0x00000000080001dc __initialize_args + .text.__initialize_hardware_early + 0x00000000080001ec 0x8 ./system/src/cortexm/_initialize_hardware.o + 0x00000000080001ec __initialize_hardware_early + .text.__initialize_hardware + 0x00000000080001f4 0x8 ./system/src/cortexm/_initialize_hardware.o + 0x00000000080001f4 __initialize_hardware + .text.__reset_hardware + 0x00000000080001fc 0x1c ./system/src/cortexm/_reset_hardware.o + 0x00000000080001fc __reset_hardware + .text.SystemInit + 0x0000000008000218 0xf8 ./system/src/cmsis/system_stm32f0xx.o + 0x0000000008000218 SystemInit + .text.SystemCoreClockUpdate + 0x0000000008000310 0x68 ./system/src/cmsis/system_stm32f0xx.o + 0x0000000008000310 SystemCoreClockUpdate + .text.wordlength + 0x0000000008000378 0x12 ./src/24aaxx.o + 0x0000000008000378 wordlength + *fill* 0x000000000800038a 0x2 + .text.mask 0x000000000800038c 0x18 ./src/24aaxx.o + 0x000000000800038c mask + .text.shift 0x00000000080003a4 0x12 ./src/24aaxx.o + 0x00000000080003a4 shift + *fill* 0x00000000080003b6 0x2 + .text._24aa32_write + 0x00000000080003b8 0x10c ./src/24aaxx.o + 0x00000000080003b8 _24aa32_write + .text._24aa32_read + 0x00000000080004c4 0x160 ./src/24aaxx.o + 0x00000000080004c4 _24aa32_read + .text.delay_init + 0x0000000008000624 0x44 ./src/delay.o + 0x0000000008000624 delay_init + .text.timer_tick + 0x0000000008000668 0x14 ./src/delay.o + 0x0000000008000668 timer_tick + .text.delay_ms + 0x000000000800067c 0x2c ./src/delay.o + 0x000000000800067c delay_ms + .text.SysTick_Handler + 0x00000000080006a8 0x14 ./src/delay.o + 0x00000000080006a8 SysTick_Handler + .text.i2c_init + 0x00000000080006bc 0x7c ./src/i2c.o + 0x00000000080006bc i2c_init + .text.i2c_start + 0x0000000008000738 0xc ./src/i2c.o + 0x0000000008000738 i2c_start + .text.i2c_autoend + 0x0000000008000744 0xa ./src/i2c.o + 0x0000000008000744 i2c_autoend + *fill* 0x000000000800074e 0x2 + .text.i2c_set_nbytes + 0x0000000008000750 0x18 ./src/i2c.o + 0x0000000008000750 i2c_set_nbytes + .text.i2c_write_addr + 0x0000000008000768 0x1e ./src/i2c.o + 0x0000000008000768 i2c_write_addr + *fill* 0x0000000008000786 0x2 + .text.i2c_read_ack + 0x0000000008000788 0xd0 ./src/i2c.o + 0x0000000008000788 i2c_read_ack + .text.i2c_write + 0x0000000008000858 0xc8 ./src/i2c.o + 0x0000000008000858 i2c_write + .text.ili9341_updatedisplayclip + 0x0000000008000920 0x108 ./src/ili9341.o + 0x0000000008000920 ili9341_updatedisplayclip + .text.ili9341_setorigin + 0x0000000008000a28 0x1c ./src/ili9341.o + 0x0000000008000a28 ili9341_setorigin + .text.ili9341_setcliprect + 0x0000000008000a44 0x3c ./src/ili9341.o + 0x0000000008000a44 ili9341_setcliprect + .text.ili9341_hard_init + 0x0000000008000a80 0x12 ./src/ili9341.o + 0x0000000008000a80 ili9341_hard_init + *fill* 0x0000000008000a92 0x2 + .text.ili9341_writecommand8 + 0x0000000008000a94 0x20 ./src/ili9341.o + 0x0000000008000a94 ili9341_writecommand8 + .text.ili9341_writedata8 + 0x0000000008000ab4 0x20 ./src/ili9341.o + 0x0000000008000ab4 ili9341_writedata8 + .text.ili9341_setaddress + 0x0000000008000ad4 0x50 ./src/ili9341.o + 0x0000000008000ad4 ili9341_setaddress + .text.ili9341_init + 0x0000000008000b24 0x202 ./src/ili9341.o + 0x0000000008000b24 ili9341_init + .text.ili9341_pushcolor + 0x0000000008000d26 0x12 ./src/ili9341.o + 0x0000000008000d26 ili9341_pushcolor + .text.ili9341_clear + 0x0000000008000d38 0x48 ./src/ili9341.o + 0x0000000008000d38 ili9341_clear + .text.ili9341_drawpixel + 0x0000000008000d80 0x3c ./src/ili9341.o + 0x0000000008000d80 ili9341_drawpixel + .text.ili9341_drawvline + 0x0000000008000dbc 0x50 ./src/ili9341.o + 0x0000000008000dbc ili9341_drawvline + .text.ili9341_drawhline + 0x0000000008000e0c 0x64 ./src/ili9341.o + 0x0000000008000e0c ili9341_drawhline + .text.ili9341_fillrect + 0x0000000008000e70 0x74 ./src/ili9341.o + 0x0000000008000e70 ili9341_fillrect + .text.ili9341_setrotation + 0x0000000008000ee4 0x5c ./src/ili9341.o + 0x0000000008000ee4 ili9341_setrotation + .text.fetchbits_unsigned + 0x0000000008000f40 0x3c ./src/ili9341gfx.o + .text.ili9341_setfont + 0x0000000008000f7c 0x2c ./src/ili9341gfx.o + 0x0000000008000f7c ili9341_setfont + .text.ili9341_setcursor + 0x0000000008000fa8 0x14 ./src/ili9341gfx.o + 0x0000000008000fa8 ili9341_setcursor + .text.ili9341_settextcolor + 0x0000000008000fbc 0x14 ./src/ili9341gfx.o + 0x0000000008000fbc ili9341_settextcolor + .text.ili9341_drawcharbits + 0x0000000008000fd0 0x434 ./src/ili9341gfx.o + 0x0000000008000fd0 ili9341_drawcharbits + .text.ili9341_drawfontbits + 0x0000000008001404 0xf8 ./src/ili9341gfx.o + 0x0000000008001404 ili9341_drawfontbits + .text.ili9341_drawfontchar + 0x00000000080014fc 0x4bc ./src/ili9341gfx.o + 0x00000000080014fc ili9341_drawfontchar + .text.ili9341_drawchar + 0x00000000080019b8 0xb0 ./src/ili9341gfx.o + 0x00000000080019b8 ili9341_drawchar + .text.ili9341_out + 0x0000000008001a68 0x2c ./src/ili9341gfx.o + 0x0000000008001a68 ili9341_out + .text.i_to_a 0x0000000008001a94 0x32 ./src/main.o + 0x0000000008001a94 i_to_a + *fill* 0x0000000008001ac6 0x2 + .text.encode_init + 0x0000000008001ac8 0x30 ./src/main.o + 0x0000000008001ac8 encode_init + .text.encode_read4 + 0x0000000008001af8 0x14 ./src/main.o + 0x0000000008001af8 encode_read4 + .text.mcp4728_set_reference + 0x0000000008001b0c 0x20 ./src/main.o + 0x0000000008001b0c mcp4728_set_reference + .text.mcp4728_set_gain + 0x0000000008001b2c 0x20 ./src/main.o + 0x0000000008001b2c mcp4728_set_gain + .text.mcp4728_set_pd + 0x0000000008001b4c 0x20 ./src/main.o + 0x0000000008001b4c mcp4728_set_pd + .text.mcp4728_write_fast_dac + 0x0000000008001b6c 0x44 ./src/main.o + 0x0000000008001b6c mcp4728_write_fast_dac + .text.mcp3421_config + 0x0000000008001bb0 0xc8 ./src/main.o + 0x0000000008001bb0 mcp3421_config + .text.mcp3421_read + 0x0000000008001c78 0x38 ./src/main.o + 0x0000000008001c78 mcp3421_read + .text.mcp9808_read + 0x0000000008001cb0 0x138 ./src/main.o + 0x0000000008001cb0 mcp9808_read + .text.mcp9808_setalert + 0x0000000008001de8 0x80 ./src/main.o + 0x0000000008001de8 mcp9808_setalert + .text.show_amperes + 0x0000000008001e68 0xf0 ./src/main.o + 0x0000000008001e68 show_amperes + .text.show_voltage + 0x0000000008001f58 0xa8 ./src/main.o + 0x0000000008001f58 show_voltage + .text.show_status + 0x0000000008002000 0x90 ./src/main.o + 0x0000000008002000 show_status + .text.show_watt + 0x0000000008002090 0xa4 ./src/main.o + 0x0000000008002090 show_watt + .text.show_resistance + 0x0000000008002134 0xc0 ./src/main.o + 0x0000000008002134 show_resistance + .text.show_cutoffvoltage + 0x00000000080021f4 0x84 ./src/main.o + 0x00000000080021f4 show_cutoffvoltage + .text.show_readbackcurrent + 0x0000000008002278 0x98 ./src/main.o + 0x0000000008002278 show_readbackcurrent + .text.show_temperature + 0x0000000008002310 0x108 ./src/main.o + 0x0000000008002310 show_temperature + .text.show_dacvals + 0x0000000008002418 0x94 ./src/main.o + 0x0000000008002418 show_dacvals + .text.fet_pulldown + 0x00000000080024ac 0x28 ./src/main.o + 0x00000000080024ac fet_pulldown + .text.RCC_Configuration + 0x00000000080024d4 0x108 ./src/main.o + 0x00000000080024d4 RCC_Configuration + .text.startup.main + 0x00000000080025dc 0x1008 ./src/main.o + 0x00000000080025dc main + .text.EXTI2_3_IRQHandler + 0x00000000080035e4 0x2c ./src/main.o + 0x00000000080035e4 EXTI2_3_IRQHandler + .text.SPI1_IRQHandler + 0x0000000008003610 0x28 ./src/main.o + 0x0000000008003610 SPI1_IRQHandler + .text.I2C1_IRQHandler + 0x0000000008003638 0xac ./src/main.o + 0x0000000008003638 I2C1_IRQHandler + .text.TIM16_IRQHandler + 0x00000000080036e4 0x104 ./src/main.o + 0x00000000080036e4 TIM16_IRQHandler + .text.TIM15_IRQHandler + 0x00000000080037e8 0x24 ./src/main.o + 0x00000000080037e8 TIM15_IRQHandler + .text.TIM14_IRQHandler + 0x000000000800380c 0x38 ./src/main.o + 0x000000000800380c TIM14_IRQHandler + .text.RTC_IRQHandler + 0x0000000008003844 0x5c ./src/main.o + 0x0000000008003844 RTC_IRQHandler + .text 0x00000000080038a0 0x14 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_thumb1_case_shi.o) + 0x00000000080038a0 __gnu_thumb1_case_shi + .text 0x00000000080038b4 0x114 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_udivsi3.o) + 0x00000000080038b4 __udivsi3 + 0x00000000080038b4 __aeabi_uidiv + 0x00000000080039c0 __aeabi_uidivmod + .text 0x00000000080039c8 0x1d4 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_divsi3.o) + 0x00000000080039c8 __aeabi_idiv + 0x00000000080039c8 __divsi3 + 0x0000000008003b94 __aeabi_idivmod + .text 0x0000000008003b9c 0x4 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_dvmd_tls.o) + 0x0000000008003b9c __aeabi_ldiv0 + 0x0000000008003b9c __aeabi_idiv0 + .text 0x0000000008003ba0 0x74 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_arm_cmpsf2.o) + 0x0000000008003ba0 __aeabi_cfrcmple + 0x0000000008003ba8 __aeabi_cfcmple + 0x0000000008003ba8 __aeabi_cfcmpeq + 0x0000000008003bb8 __aeabi_fcmpeq + 0x0000000008003bc4 __aeabi_fcmplt + 0x0000000008003bd8 __aeabi_fcmple + 0x0000000008003bec __aeabi_fcmpgt + 0x0000000008003c00 __aeabi_fcmpge + .text 0x0000000008003c14 0x30 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_fixunssfsi.o) + 0x0000000008003c14 __aeabi_f2uiz + 0x0000000008003c14 __fixunssfsi + .text 0x0000000008003c44 0x2f0 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(addsf3.o) + 0x0000000008003c44 __aeabi_fadd + .text 0x0000000008003f34 0x230 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(divsf3.o) + 0x0000000008003f34 __aeabi_fdiv + .text 0x0000000008004164 0x50 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(eqsf2.o) + 0x0000000008004164 __nesf2 + 0x0000000008004164 __eqsf2 + .text 0x00000000080041b4 0x98 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(gesf2.o) + 0x00000000080041b4 __gtsf2 + 0x00000000080041b4 __gesf2 + .text 0x000000000800424c 0x94 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(lesf2.o) + 0x000000000800424c __lesf2 + 0x000000000800424c __ltsf2 + .text 0x00000000080042e0 0x22c /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(mulsf3.o) + 0x00000000080042e0 __aeabi_fmul + .text 0x000000000800450c 0x348 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(subsf3.o) + 0x000000000800450c __aeabi_fsub + .text 0x0000000008004854 0x40 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(fixsfsi.o) + 0x0000000008004854 __aeabi_f2iz + .text 0x0000000008004894 0x94 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(floatsisf.o) + 0x0000000008004894 __aeabi_i2f + .text 0x0000000008004928 0x80 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(floatunsisf.o) + 0x0000000008004928 __aeabi_ui2f + .text 0x00000000080049a8 0x3c /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_clzsi2.o) + 0x00000000080049a8 __clzsi2 + .text 0x00000000080049e4 0xa8 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-memcpy-stub.o) + 0x00000000080049e4 memcpy + .text 0x0000000008004a8c 0xa8 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-memset.o) + 0x0000000008004a8c memset + *(.rodata .rodata.* .constdata .constdata.*) + .rodata.CSWTCH.22 + 0x0000000008004b34 0x10 ./src/24aaxx.o + .rodata.Arial_10 + 0x0000000008004b44 0x1c ./src/font_Arial.o + 0x0000000008004b44 Arial_10 + .rodata.Arial_10_data + 0x0000000008004b60 0x388 ./src/font_Arial.o + .rodata.Arial_10_index + 0x0000000008004ee8 0x78 ./src/font_Arial.o + .rodata.Arial_12 + 0x0000000008004f60 0x1c ./src/font_Arial.o + 0x0000000008004f60 Arial_12 + .rodata.Arial_12_data + 0x0000000008004f7c 0x48e ./src/font_Arial.o + .rodata.Arial_12_index + 0x000000000800540a 0x83 ./src/font_Arial.o + *fill* 0x000000000800548d 0x3 + .rodata.Arial_13 + 0x0000000008005490 0x1c ./src/font_Arial.o + 0x0000000008005490 Arial_13 + .rodata.Arial_13_data + 0x00000000080054ac 0x4c7 ./src/font_Arial.o + .rodata.Arial_13_index + 0x0000000008005973 0x83 ./src/font_Arial.o + *fill* 0x00000000080059f6 0x2 + .rodata.Arial_36 + 0x00000000080059f8 0x1c ./src/font_Arial.o + 0x00000000080059f8 Arial_36 + .rodata.Arial_36_data + 0x0000000008005a14 0x18f0 ./src/font_Arial.o + .rodata.Arial_36_index + 0x0000000008007304 0x9c ./src/font_Arial.o + .rodata.Arial_8 + 0x00000000080073a0 0x1c ./src/font_Arial.o + 0x00000000080073a0 Arial_8 + .rodata.Arial_8_data + 0x00000000080073bc 0x290 ./src/font_Arial.o + .rodata.Arial_8_index + 0x000000000800764c 0x77 ./src/font_Arial.o + *fill* 0x00000000080076c3 0x1 + .rodata.Arial_9 + 0x00000000080076c4 0x1c ./src/font_Arial.o + 0x00000000080076c4 Arial_9 + .rodata.Arial_9_data + 0x00000000080076e0 0x303 ./src/font_Arial.o + .rodata.Arial_9_index + 0x00000000080079e3 0x77 ./src/font_Arial.o + .rodata.glcdfont + 0x0000000008007a5a 0x4fc ./src/glcdfont.o + 0x0000000008007a5a glcdfont + .rodata 0x0000000008007f56 0x3 ./src/main.o + .rodata.main.str1.1 + 0x0000000008007f59 0xab ./src/main.o + 0xaf (size before relaxing) + .rodata.show_amperes.str1.1 + 0x0000000008008004 0x7 ./src/main.o + .rodata.show_cutoffvoltage.str1.1 + 0x000000000800800b 0x2 ./src/main.o + .rodata.show_dacvals.str1.1 + 0x000000000800800d 0x2 ./src/main.o + .rodata.show_readbackcurrent.str1.1 + 0x000000000800800d 0x2 ./src/main.o + .rodata.show_resistance.str1.1 + 0x000000000800800f 0x5 ./src/main.o + .rodata.show_status.str1.1 + 0x0000000008008014 0x10 ./src/main.o + .rodata.show_temperature.str1.1 + 0x0000000008008024 0x4 ./src/main.o + 0x7 (size before relaxing) + .rodata.show_voltage.str1.1 + 0x0000000008008028 0x5 ./src/main.o + .rodata.show_watt.str1.1 + 0x000000000800802d 0x5 ./src/main.o + *fill* 0x0000000008008032 0x2 + .rodata 0x0000000008008034 0xac /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(divsf3.o) + .rodata 0x00000000080080e0 0x40 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(mulsf3.o) + *(vtable) + *(.eh_frame*) + *(.glue_7) + .glue_7 0x0000000008008120 0x0 linker stubs + *(.glue_7t) + .glue_7t 0x0000000008008120 0x0 linker stubs + +.vfp11_veneer 0x0000000008008120 0x0 + .vfp11_veneer 0x0000000008008120 0x0 linker stubs + +.v4_bx 0x0000000008008120 0x0 + .v4_bx 0x0000000008008120 0x0 linker stubs + +.iplt 0x0000000008008120 0x0 + .iplt 0x0000000008008120 0x0 ./system/src/newlib/_exit.o + +.rel.dyn 0x0000000008008120 0x0 + .rel.iplt 0x0000000008008120 0x0 ./system/src/newlib/_exit.o + +.ARM.extab + *(.ARM.extab* .gnu.linkonce.armextab.*) + 0x0000000008008120 . = ALIGN (0x4) + 0x0000000008008120 __exidx_start = . + +.ARM.exidx + *(.ARM.exidx* .gnu.linkonce.armexidx.*) + 0x0000000008008120 __exidx_end = . + 0x0000000008008120 . = ALIGN (0x4) + 0x0000000008008120 _etext = . + 0x0000000008008120 __etext = . + +.data_CCMRAM 0x0000000000000000 0x0 load address 0x0000000008008120 + FILL mask 0xff + *(.data.CCMRAM .data.CCMRAM.*) + 0x0000000000000000 . = ALIGN (0x4) + 0x0000000008008120 _sidata = LOADADDR (.data) + +.data 0x0000000020000000 0x24 load address 0x0000000008008120 + FILL mask 0xff + 0x0000000020000000 _sdata = . + 0x0000000020000000 __data_start__ = . + *(.data_begin .data_begin.*) + *(.data .data.*) + .data.argv.4353 + 0x0000000020000000 0x8 ./system/src/newlib/_syscalls.o + .data.AHBPrescTable + 0x0000000020000008 0x10 ./system/src/cmsis/system_stm32f0xx.o + 0x0000000020000008 AHBPrescTable + .data.SystemCoreClock + 0x0000000020000018 0x4 ./system/src/cmsis/system_stm32f0xx.o + 0x0000000020000018 SystemCoreClock + .data.TFT_HEIGHT + 0x000000002000001c 0x2 ./src/ili9341.o + 0x000000002000001c TFT_HEIGHT + .data.TFT_WIDTH + 0x000000002000001e 0x2 ./src/ili9341.o + 0x000000002000001e TFT_WIDTH + .data.check_temp + 0x0000000020000020 0x1 ./src/main.o + 0x0000000020000020 check_temp + .data.read_adc + 0x0000000020000021 0x1 ./src/main.o + 0x0000000020000021 read_adc + .data.set_mode + 0x0000000020000022 0x1 ./src/main.o + 0x0000000020000022 set_mode + *(.data_end .data_end.*) + 0x0000000020000024 . = ALIGN (0x4) + *fill* 0x0000000020000023 0x1 ff + 0x0000000020000024 _edata = . + 0x0000000020000024 __data_end__ = . + +.igot.plt 0x0000000020000024 0x0 load address 0x0000000008008144 + .igot.plt 0x0000000020000024 0x0 ./system/src/newlib/_exit.o + +.bss_CCMRAM 0x0000000000000000 0x0 + *(.bss.CCMRAM .bss.CCMRAM.*) + +.bss 0x0000000020000024 0x90 + 0x0000000020000024 __bss_start__ = . + 0x0000000020000024 _sbss = . + *(.bss_begin .bss_begin.*) + *(.bss .bss.*) + .bss.name.4352 + 0x0000000020000024 0x1 ./system/src/newlib/_syscalls.o + .bss.wrap 0x0000000020000025 0x1 ./src/ili9341gfx.o + 0x0000000020000025 wrap + .bss.btn_hb 0x0000000020000026 0x2 ./src/main.o + 0x0000000020000026 btn_hb + .bss.enc_last 0x0000000020000028 0x1 ./src/main.o + .bss.keyfunc 0x0000000020000029 0x1 ./src/main.o + 0x0000000020000029 keyfunc + .bss.run 0x000000002000002a 0x1 ./src/main.o + 0x000000002000002a run + .bss.timeout 0x000000002000002b 0x1 ./src/main.o + 0x000000002000002b timeout + .bss.timer 0x000000002000002c 0x2 ./src/main.o + 0x000000002000002c timer + *(COMMON) + *fill* 0x000000002000002e 0x2 + COMMON 0x0000000020000030 0xc ./src/delay.o + 0x0000000020000030 timer_delayCount + 0x0000000020000034 us_ticks + 0x0000000020000038 ticks + COMMON 0x000000002000003c 0x25 ./src/i2c.o + 0x000000002000003c i2c + *fill* 0x0000000020000061 0x1 + COMMON 0x0000000020000062 0x1a ./src/ili9341.o + 0x0000000020000062 _invisible + 0x0000000020000064 _originx + 0x0000000020000066 _standard + 0x0000000020000068 _clipy1 + 0x000000002000006a _displayclipx1 + 0x000000002000006c _clipy2 + 0x000000002000006e _clipx2 + 0x0000000020000070 ili9341_buf + 0x0000000020000072 _originy + 0x0000000020000074 _displayclipy1 + 0x0000000020000076 _clipx1 + 0x0000000020000078 _displayclipy2 + 0x000000002000007a _displayclipx2 + COMMON 0x000000002000007c 0x36 ./src/ili9341gfx.o + 0x000000002000007c font + 0x0000000020000098 cursor_y + 0x000000002000009a iactualx + 0x000000002000009c iactualy + 0x000000002000009e vactualx + 0x00000000200000a0 isetx + 0x00000000200000a2 vsety + 0x00000000200000a4 vsetx + 0x00000000200000a6 vactualy + 0x00000000200000a8 cursor_x + 0x00000000200000aa textsize + 0x00000000200000ac isety + 0x00000000200000ae textbgcolor + 0x00000000200000b0 textcolor + COMMON 0x00000000200000b2 0x1 ./src/main.o + 0x00000000200000b2 enc_delta + *(.bss_end .bss_end.*) + 0x00000000200000b4 . = ALIGN (0x4) + *fill* 0x00000000200000b3 0x1 + 0x00000000200000b4 __bss_end__ = . + 0x00000000200000b4 _ebss = . + +.noinit_CCMRAM + *(.noinit.CCMRAM .noinit.CCMRAM.*) + +.noinit 0x00000000200000b4 0x0 + 0x00000000200000b4 _noinit = . + *(.noinit .noinit.*) + 0x00000000200000b4 . = ALIGN (0x4) + 0x00000000200000b4 _end_noinit = . + [!provide] PROVIDE (end = _end_noinit) + [!provide] PROVIDE (_end = _end_noinit) + [!provide] PROVIDE (__end = _end_noinit) + [!provide] PROVIDE (__end__ = _end_noinit) + +._check_stack 0x00000000200000b4 0x100 + 0x00000000200001b4 . = (. + _Minimum_Stack_Size) + *fill* 0x00000000200000b4 0x100 + +.b1text + *(.b1text) + *(.b1rodata) + *(.b1rodata.*) + +.eb0text + *(.eb0text) + *(.eb0rodata) + *(.eb0rodata.*) + +.eb1text + *(.eb1text) + *(.eb1rodata) + *(.eb1rodata.*) + +.eb2text + *(.eb2text) + *(.eb2rodata) + *(.eb2rodata.*) + +.eb3text + *(.eb3text) + *(.eb3rodata) + *(.eb3rodata.*) + +.stab + *(.stab) + +.stabstr + *(.stabstr) + +.stab.excl + *(.stab.excl) + +.stab.exclstr + *(.stab.exclstr) + +.stab.index + *(.stab.index) + +.stab.indexstr + *(.stab.indexstr) + +.comment 0x0000000000000000 0x9f + *(.comment) + .comment 0x0000000000000000 0x51 ./system/src/newlib/_exit.o + 0x52 (size before relaxing) + .comment 0x0000000000000051 0x52 ./system/src/newlib/_startup.o + .comment 0x0000000000000051 0x52 ./system/src/newlib/_syscalls.o + .comment 0x0000000000000051 0x52 ./system/src/cortexm/_initialize_hardware.o + .comment 0x0000000000000051 0x52 ./system/src/cortexm/_reset_hardware.o + .comment 0x0000000000000051 0x52 ./system/src/cortexm/exception_handlers.o + .comment 0x0000000000000051 0x52 ./system/src/cmsis/system_stm32f0xx.o + .comment 0x0000000000000051 0x52 ./system/src/cmsis/vectors_stm32f0xx.o + .comment 0x0000000000000051 0x52 ./src/24aaxx.o + .comment 0x0000000000000051 0x52 ./src/delay.o + .comment 0x0000000000000051 0x52 ./src/font_Arial.o + .comment 0x0000000000000051 0x52 ./src/glcdfont.o + .comment 0x0000000000000051 0x52 ./src/i2c.o + .comment 0x0000000000000051 0x52 ./src/ili9341.o + .comment 0x0000000000000051 0x52 ./src/ili9341gfx.o + .comment 0x0000000000000051 0x52 ./src/main.o + .comment 0x0000000000000051 0x52 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_fixunssfsi.o) + .comment 0x0000000000000051 0x52 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(addsf3.o) + .comment 0x0000000000000051 0x52 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(divsf3.o) + .comment 0x0000000000000051 0x52 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(eqsf2.o) + .comment 0x0000000000000051 0x52 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(gesf2.o) + .comment 0x0000000000000051 0x52 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(lesf2.o) + .comment 0x0000000000000051 0x52 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(mulsf3.o) + .comment 0x0000000000000051 0x52 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(subsf3.o) + .comment 0x0000000000000051 0x52 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(fixsfsi.o) + .comment 0x0000000000000051 0x52 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(floatsisf.o) + .comment 0x0000000000000051 0x52 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(floatunsisf.o) + .comment 0x0000000000000051 0x4e /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-memcpy-stub.o) + 0x4f (size before relaxing) + .comment 0x000000000000009f 0x4f /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-memset.o) + +.ARM.attributes + 0x0000000000000000 0x2c + .ARM.attributes + 0x0000000000000000 0x2c ./system/src/newlib/_exit.o + .ARM.attributes + 0x000000000000002c 0x2c ./system/src/newlib/_startup.o + .ARM.attributes + 0x0000000000000058 0x2c ./system/src/newlib/_syscalls.o + .ARM.attributes + 0x0000000000000084 0x2c ./system/src/cortexm/_initialize_hardware.o + .ARM.attributes + 0x00000000000000b0 0x2c ./system/src/cortexm/_reset_hardware.o + .ARM.attributes + 0x00000000000000dc 0x2c ./system/src/cortexm/exception_handlers.o + .ARM.attributes + 0x0000000000000108 0x2c ./system/src/cmsis/system_stm32f0xx.o + .ARM.attributes + 0x0000000000000134 0x2c ./system/src/cmsis/vectors_stm32f0xx.o + .ARM.attributes + 0x0000000000000160 0x2c ./src/24aaxx.o + .ARM.attributes + 0x000000000000018c 0x2c ./src/delay.o + .ARM.attributes + 0x00000000000001b8 0x31 ./src/font_Arial.o + .ARM.attributes + 0x00000000000001e9 0x31 ./src/glcdfont.o + .ARM.attributes + 0x000000000000021a 0x2c ./src/i2c.o + .ARM.attributes + 0x0000000000000246 0x2c ./src/ili9341.o + .ARM.attributes + 0x0000000000000272 0x2c ./src/ili9341gfx.o + .ARM.attributes + 0x000000000000029e 0x2c ./src/main.o + .ARM.attributes + 0x00000000000002ca 0x1e /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_thumb1_case_shi.o) + .ARM.attributes + 0x00000000000002e8 0x1e /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_udivsi3.o) + .ARM.attributes + 0x0000000000000306 0x1e /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_divsi3.o) + .ARM.attributes + 0x0000000000000324 0x1e /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_dvmd_tls.o) + .ARM.attributes + 0x0000000000000342 0x1e /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_arm_cmpsf2.o) + .ARM.attributes + 0x0000000000000360 0x2c /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_fixunssfsi.o) + .ARM.attributes + 0x000000000000038c 0x2c /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(addsf3.o) + .ARM.attributes + 0x00000000000003b8 0x2c /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(divsf3.o) + .ARM.attributes + 0x00000000000003e4 0x2c /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(eqsf2.o) + .ARM.attributes + 0x0000000000000410 0x2c /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(gesf2.o) + .ARM.attributes + 0x000000000000043c 0x2c /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(lesf2.o) + .ARM.attributes + 0x0000000000000468 0x2c /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(mulsf3.o) + .ARM.attributes + 0x0000000000000494 0x2c /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(subsf3.o) + .ARM.attributes + 0x00000000000004c0 0x2c /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(fixsfsi.o) + .ARM.attributes + 0x00000000000004ec 0x2c /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(floatsisf.o) + .ARM.attributes + 0x0000000000000518 0x2c /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(floatunsisf.o) + .ARM.attributes + 0x0000000000000544 0x1e /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_clzsi2.o) + .ARM.attributes + 0x0000000000000562 0x2c /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-memcpy-stub.o) + .ARM.attributes + 0x000000000000058e 0x2c /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-memset.o) + +.debug + *(.debug) + +.line + *(.line) + +.debug_srcinfo + *(.debug_srcinfo) + +.debug_sfnames + *(.debug_sfnames) + +.debug_aranges 0x0000000000000000 0x7f0 + *(.debug_aranges) + .debug_aranges + 0x0000000000000000 0x28 ./system/src/newlib/_exit.o + .debug_aranges + 0x0000000000000028 0x40 ./system/src/newlib/_startup.o + .debug_aranges + 0x0000000000000068 0x30 ./system/src/newlib/_syscalls.o + .debug_aranges + 0x0000000000000098 0x28 ./system/src/cortexm/_initialize_hardware.o + .debug_aranges + 0x00000000000000c0 0x20 ./system/src/cortexm/_reset_hardware.o + .debug_aranges + 0x00000000000000e0 0x50 ./system/src/cortexm/exception_handlers.o + .debug_aranges + 0x0000000000000130 0x28 ./system/src/cmsis/system_stm32f0xx.o + .debug_aranges + 0x0000000000000158 0x20 ./system/src/cmsis/vectors_stm32f0xx.o + .debug_aranges + 0x0000000000000178 0x50 ./src/24aaxx.o + .debug_aranges + 0x00000000000001c8 0x48 ./src/delay.o + .debug_aranges + 0x0000000000000210 0x18 ./src/font_Arial.o + .debug_aranges + 0x0000000000000228 0x18 ./src/glcdfont.o + .debug_aranges + 0x0000000000000240 0x70 ./src/i2c.o + .debug_aranges + 0x00000000000002b0 0x130 ./src/ili9341.o + .debug_aranges + 0x00000000000003e0 0x88 ./src/ili9341gfx.o + .debug_aranges + 0x0000000000000468 0x128 ./src/main.o + .debug_aranges + 0x0000000000000590 0x20 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_thumb1_case_shi.o) + .debug_aranges + 0x00000000000005b0 0x20 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_udivsi3.o) + .debug_aranges + 0x00000000000005d0 0x20 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_divsi3.o) + .debug_aranges + 0x00000000000005f0 0x20 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_dvmd_tls.o) + .debug_aranges + 0x0000000000000610 0x20 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_arm_cmpsf2.o) + .debug_aranges + 0x0000000000000630 0x20 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_fixunssfsi.o) + .debug_aranges + 0x0000000000000650 0x20 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(addsf3.o) + .debug_aranges + 0x0000000000000670 0x20 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(divsf3.o) + .debug_aranges + 0x0000000000000690 0x20 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(eqsf2.o) + .debug_aranges + 0x00000000000006b0 0x20 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(gesf2.o) + .debug_aranges + 0x00000000000006d0 0x20 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(lesf2.o) + .debug_aranges + 0x00000000000006f0 0x20 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(mulsf3.o) + .debug_aranges + 0x0000000000000710 0x20 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(subsf3.o) + .debug_aranges + 0x0000000000000730 0x20 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(fixsfsi.o) + .debug_aranges + 0x0000000000000750 0x20 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(floatsisf.o) + .debug_aranges + 0x0000000000000770 0x20 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(floatunsisf.o) + .debug_aranges + 0x0000000000000790 0x20 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_clzsi2.o) + .debug_aranges + 0x00000000000007b0 0x20 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-memcpy-stub.o) + .debug_aranges + 0x00000000000007d0 0x20 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-memset.o) + +.debug_pubnames + *(.debug_pubnames) + +.debug_info 0x0000000000000000 0x1211b + *(.debug_info .gnu.linkonce.wi.*) + .debug_info 0x0000000000000000 0x9e6 ./system/src/newlib/_exit.o + .debug_info 0x00000000000009e6 0x44c ./system/src/newlib/_startup.o + .debug_info 0x0000000000000e32 0xaaa ./system/src/newlib/_syscalls.o + .debug_info 0x00000000000018dc 0xe8 ./system/src/cortexm/_initialize_hardware.o + .debug_info 0x00000000000019c4 0x1c6 ./system/src/cortexm/_reset_hardware.o + .debug_info 0x0000000000001b8a 0xa9f ./system/src/cortexm/exception_handlers.o + .debug_info 0x0000000000002629 0x33a ./system/src/cmsis/system_stm32f0xx.o + .debug_info 0x0000000000002963 0xca ./system/src/cmsis/vectors_stm32f0xx.o + .debug_info 0x0000000000002a2d 0x940 ./src/24aaxx.o + .debug_info 0x000000000000336d 0x5a2 ./src/delay.o + .debug_info 0x000000000000390f 0x91d ./src/font_Arial.o + .debug_info 0x000000000000422c 0x169 ./src/glcdfont.o + .debug_info 0x0000000000004395 0x7b7 ./src/i2c.o + .debug_info 0x0000000000004b4c 0x3511 ./src/ili9341.o + .debug_info 0x000000000000805d 0x1b73 ./src/ili9341gfx.o + .debug_info 0x0000000000009bd0 0x3f20 ./src/main.o + .debug_info 0x000000000000daf0 0x26 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_thumb1_case_shi.o) + .debug_info 0x000000000000db16 0x26 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_udivsi3.o) + .debug_info 0x000000000000db3c 0x26 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_divsi3.o) + .debug_info 0x000000000000db62 0x26 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_dvmd_tls.o) + .debug_info 0x000000000000db88 0x26 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_arm_cmpsf2.o) + .debug_info 0x000000000000dbae 0xa17 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_fixunssfsi.o) + .debug_info 0x000000000000e5c5 0x375 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(addsf3.o) + .debug_info 0x000000000000e93a 0x38b /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(divsf3.o) + .debug_info 0x000000000000ecc5 0x267 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(eqsf2.o) + .debug_info 0x000000000000ef2c 0x27d /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(gesf2.o) + .debug_info 0x000000000000f1a9 0x27d /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(lesf2.o) + .debug_info 0x000000000000f426 0x414 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(mulsf3.o) + .debug_info 0x000000000000f83a 0x38d /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(subsf3.o) + .debug_info 0x000000000000fbc7 0x203 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(fixsfsi.o) + .debug_info 0x000000000000fdca 0x271 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(floatsisf.o) + .debug_info 0x000000000001003b 0x264 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(floatunsisf.o) + .debug_info 0x000000000001029f 0x26 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_clzsi2.o) + .debug_info 0x00000000000102c5 0xf35 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-memcpy-stub.o) + .debug_info 0x00000000000111fa 0xf21 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-memset.o) + +.debug_abbrev 0x0000000000000000 0x3946 + *(.debug_abbrev) + .debug_abbrev 0x0000000000000000 0x243 ./system/src/newlib/_exit.o + .debug_abbrev 0x0000000000000243 0x19d ./system/src/newlib/_startup.o + .debug_abbrev 0x00000000000003e0 0x26a ./system/src/newlib/_syscalls.o + .debug_abbrev 0x000000000000064a 0x86 ./system/src/cortexm/_initialize_hardware.o + .debug_abbrev 0x00000000000006d0 0x11c ./system/src/cortexm/_reset_hardware.o + .debug_abbrev 0x00000000000007ec 0x22d ./system/src/cortexm/exception_handlers.o + .debug_abbrev 0x0000000000000a19 0x197 ./system/src/cmsis/system_stm32f0xx.o + .debug_abbrev 0x0000000000000bb0 0xa2 ./system/src/cmsis/vectors_stm32f0xx.o + .debug_abbrev 0x0000000000000c52 0x226 ./src/24aaxx.o + .debug_abbrev 0x0000000000000e78 0x28b ./src/delay.o + .debug_abbrev 0x0000000000001103 0xc8 ./src/font_Arial.o + .debug_abbrev 0x00000000000011cb 0x7f ./src/glcdfont.o + .debug_abbrev 0x000000000000124a 0x29b ./src/i2c.o + .debug_abbrev 0x00000000000014e5 0x506 ./src/ili9341.o + .debug_abbrev 0x00000000000019eb 0x486 ./src/ili9341gfx.o + .debug_abbrev 0x0000000000001e71 0x597 ./src/main.o + .debug_abbrev 0x0000000000002408 0x14 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_thumb1_case_shi.o) + .debug_abbrev 0x000000000000241c 0x14 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_udivsi3.o) + .debug_abbrev 0x0000000000002430 0x14 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_divsi3.o) + .debug_abbrev 0x0000000000002444 0x14 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_dvmd_tls.o) + .debug_abbrev 0x0000000000002458 0x14 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_arm_cmpsf2.o) + .debug_abbrev 0x000000000000246c 0x13b /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_fixunssfsi.o) + .debug_abbrev 0x00000000000025a7 0x1a3 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(addsf3.o) + .debug_abbrev 0x000000000000274a 0x192 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(divsf3.o) + .debug_abbrev 0x00000000000028dc 0x17b /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(eqsf2.o) + .debug_abbrev 0x0000000000002a57 0x191 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(gesf2.o) + .debug_abbrev 0x0000000000002be8 0x191 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(lesf2.o) + .debug_abbrev 0x0000000000002d79 0x192 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(mulsf3.o) + .debug_abbrev 0x0000000000002f0b 0x1a3 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(subsf3.o) + .debug_abbrev 0x00000000000030ae 0x184 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(fixsfsi.o) + .debug_abbrev 0x0000000000003232 0x1a1 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(floatsisf.o) + .debug_abbrev 0x00000000000033d3 0x1a1 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(floatunsisf.o) + .debug_abbrev 0x0000000000003574 0x14 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_clzsi2.o) + .debug_abbrev 0x0000000000003588 0x1e5 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-memcpy-stub.o) + .debug_abbrev 0x000000000000376d 0x1d9 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-memset.o) + +.debug_line 0x0000000000000000 0x86a6 + *(.debug_line) + .debug_line 0x0000000000000000 0x13b ./system/src/newlib/_exit.o + .debug_line 0x000000000000013b 0x278 ./system/src/newlib/_startup.o + .debug_line 0x00000000000003b3 0x17f ./system/src/newlib/_syscalls.o + .debug_line 0x0000000000000532 0xef ./system/src/cortexm/_initialize_hardware.o + .debug_line 0x0000000000000621 0x11f ./system/src/cortexm/_reset_hardware.o + .debug_line 0x0000000000000740 0x1ba ./system/src/cortexm/exception_handlers.o + .debug_line 0x00000000000008fa 0x2bd ./system/src/cmsis/system_stm32f0xx.o + .debug_line 0x0000000000000bb7 0x68 ./system/src/cmsis/vectors_stm32f0xx.o + .debug_line 0x0000000000000c1f 0x7ce ./src/24aaxx.o + .debug_line 0x00000000000013ed 0x2d3 ./src/delay.o + .debug_line 0x00000000000016c0 0x61 ./src/font_Arial.o + .debug_line 0x0000000000001721 0x48 ./src/glcdfont.o + .debug_line 0x0000000000001769 0x5a0 ./src/i2c.o + .debug_line 0x0000000000001d09 0x1517 ./src/ili9341.o + .debug_line 0x0000000000003220 0xffa ./src/ili9341gfx.o + .debug_line 0x000000000000421a 0x1c78 ./src/main.o + .debug_line 0x0000000000005e92 0x69 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_thumb1_case_shi.o) + .debug_line 0x0000000000005efb 0x6c /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_udivsi3.o) + .debug_line 0x0000000000005f67 0x73 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_divsi3.o) + .debug_line 0x0000000000005fda 0x60 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_dvmd_tls.o) + .debug_line 0x000000000000603a 0x75 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_arm_cmpsf2.o) + .debug_line 0x00000000000060af 0x138 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_fixunssfsi.o) + .debug_line 0x00000000000061e7 0x68f /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(addsf3.o) + .debug_line 0x0000000000006876 0x468 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(divsf3.o) + .debug_line 0x0000000000006cde 0x141 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(eqsf2.o) + .debug_line 0x0000000000006e1f 0x18c /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(gesf2.o) + .debug_line 0x0000000000006fab 0x184 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(lesf2.o) + .debug_line 0x000000000000712f 0x46d /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(mulsf3.o) + .debug_line 0x000000000000759c 0x6da /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(subsf3.o) + .debug_line 0x0000000000007c76 0x128 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(fixsfsi.o) + .debug_line 0x0000000000007d9e 0x1e5 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(floatsisf.o) + .debug_line 0x0000000000007f83 0x1e1 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(floatunsisf.o) + .debug_line 0x0000000000008164 0x74 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_clzsi2.o) + .debug_line 0x00000000000081d8 0x24d /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-memcpy-stub.o) + .debug_line 0x0000000000008425 0x281 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-memset.o) + +.debug_frame 0x0000000000000000 0x1000 + *(.debug_frame) + .debug_frame 0x0000000000000000 0x40 ./system/src/newlib/_exit.o + .debug_frame 0x0000000000000040 0x88 ./system/src/newlib/_startup.o + .debug_frame 0x00000000000000c8 0x50 ./system/src/newlib/_syscalls.o + .debug_frame 0x0000000000000118 0x40 ./system/src/cortexm/_initialize_hardware.o + .debug_frame 0x0000000000000158 0x20 ./system/src/cortexm/_reset_hardware.o + .debug_frame 0x0000000000000178 0x80 ./system/src/cortexm/exception_handlers.o + .debug_frame 0x00000000000001f8 0x48 ./system/src/cmsis/system_stm32f0xx.o + .debug_frame 0x0000000000000240 0x20 ./system/src/cmsis/vectors_stm32f0xx.o + .debug_frame 0x0000000000000260 0xc8 ./src/24aaxx.o + .debug_frame 0x0000000000000328 0x8c ./src/delay.o + .debug_frame 0x00000000000003b4 0xec ./src/i2c.o + .debug_frame 0x00000000000004a0 0x3b4 ./src/ili9341.o + .debug_frame 0x0000000000000854 0x14c ./src/ili9341gfx.o + .debug_frame 0x00000000000009a0 0x3ac ./src/main.o + .debug_frame 0x0000000000000d4c 0x20 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_udivsi3.o) + .debug_frame 0x0000000000000d6c 0x20 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_divsi3.o) + .debug_frame 0x0000000000000d8c 0x28 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_fixunssfsi.o) + .debug_frame 0x0000000000000db4 0x38 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(addsf3.o) + .debug_frame 0x0000000000000dec 0x38 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(divsf3.o) + .debug_frame 0x0000000000000e24 0x2c /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(eqsf2.o) + .debug_frame 0x0000000000000e50 0x30 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(gesf2.o) + .debug_frame 0x0000000000000e80 0x30 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(lesf2.o) + .debug_frame 0x0000000000000eb0 0x38 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(mulsf3.o) + .debug_frame 0x0000000000000ee8 0x3c /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(subsf3.o) + .debug_frame 0x0000000000000f24 0x20 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(fixsfsi.o) + .debug_frame 0x0000000000000f44 0x2c /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(floatsisf.o) + .debug_frame 0x0000000000000f70 0x2c /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(floatunsisf.o) + .debug_frame 0x0000000000000f9c 0x34 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-memcpy-stub.o) + .debug_frame 0x0000000000000fd0 0x30 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-memset.o) + +.debug_str 0x0000000000000000 0x3b99 + *(.debug_str) + .debug_str 0x0000000000000000 0x57b ./system/src/newlib/_exit.o + 0x631 (size before relaxing) + .debug_str 0x000000000000057b 0x16d ./system/src/newlib/_startup.o + 0x360 (size before relaxing) + .debug_str 0x00000000000006e8 0x8a ./system/src/newlib/_syscalls.o + 0x662 (size before relaxing) + .debug_str 0x0000000000000772 0x6e ./system/src/cortexm/_initialize_hardware.o + 0x269 (size before relaxing) + .debug_str 0x00000000000007e0 0x79 ./system/src/cortexm/_reset_hardware.o + 0x263 (size before relaxing) + .debug_str 0x0000000000000859 0xb0 ./system/src/cortexm/exception_handlers.o + 0x6a6 (size before relaxing) + .debug_str 0x0000000000000909 0xf2 ./system/src/cmsis/system_stm32f0xx.o + 0x307 (size before relaxing) + .debug_str 0x00000000000009fb 0x56 ./system/src/cmsis/vectors_stm32f0xx.o + 0x216 (size before relaxing) + .debug_str 0x0000000000000a51 0x1af ./src/24aaxx.o + 0x3b4 (size before relaxing) + .debug_str 0x0000000000000c00 0x25d ./src/delay.o + 0x4b2 (size before relaxing) + .debug_str 0x0000000000000e5d 0x3de ./src/font_Arial.o + 0x548 (size before relaxing) + .debug_str 0x000000000000123b 0x23 ./src/glcdfont.o + 0x23f (size before relaxing) + .debug_str 0x000000000000125e 0x6d ./src/i2c.o + 0x40b (size before relaxing) + .debug_str 0x00000000000012cb 0x487 ./src/ili9341.o + 0xaf8 (size before relaxing) + .debug_str 0x0000000000001752 0x2ad ./src/ili9341gfx.o + 0xb01 (size before relaxing) + .debug_str 0x00000000000019ff 0x4f0 ./src/main.o + 0x12ea (size before relaxing) + .debug_str 0x0000000000001eef 0xa3 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_thumb1_case_shi.o) + .debug_str 0x0000000000001f92 0xa3 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_udivsi3.o) + .debug_str 0x0000000000001f92 0xa3 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_divsi3.o) + .debug_str 0x0000000000001f92 0xa3 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_dvmd_tls.o) + .debug_str 0x0000000000001f92 0x30 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_arm_cmpsf2.o) + 0xa3 (size before relaxing) + .debug_str 0x0000000000001fc2 0x1335 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_fixunssfsi.o) + 0x142f (size before relaxing) + .debug_str 0x00000000000032f7 0x123 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(addsf3.o) + 0x2f2 (size before relaxing) + .debug_str 0x000000000000341a 0x10a /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(divsf3.o) + 0x317 (size before relaxing) + .debug_str 0x0000000000003524 0x2f /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(eqsf2.o) + 0x229 (size before relaxing) + .debug_str 0x0000000000003553 0x34 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(gesf2.o) + 0x24d (size before relaxing) + .debug_str 0x0000000000003587 0x10 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(lesf2.o) + 0x24d (size before relaxing) + .debug_str 0x0000000000003597 0x78 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(mulsf3.o) + 0x317 (size before relaxing) + .debug_str 0x000000000000360f 0x16 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(subsf3.o) + 0x2f2 (size before relaxing) + .debug_str 0x0000000000003625 0x2a /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(fixsfsi.o) + 0x233 (size before relaxing) + .debug_str 0x000000000000364f 0x45 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(floatsisf.o) + 0x2b9 (size before relaxing) + .debug_str 0x0000000000003694 0x1b /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(floatunsisf.o) + 0x2b5 (size before relaxing) + .debug_str 0x00000000000036af 0xa3 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_clzsi2.o) + .debug_str 0x00000000000036af 0x444 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-memcpy-stub.o) + 0x92d (size before relaxing) + .debug_str 0x0000000000003af3 0xa6 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-memset.o) + 0x908 (size before relaxing) + +.debug_loc 0x0000000000000000 0x9a57 + *(.debug_loc) + .debug_loc 0x0000000000000000 0x25 ./system/src/newlib/_exit.o + .debug_loc 0x0000000000000025 0x322 ./system/src/newlib/_startup.o + .debug_loc 0x0000000000000347 0x6f ./system/src/newlib/_syscalls.o + .debug_loc 0x00000000000003b6 0x2a ./system/src/cortexm/exception_handlers.o + .debug_loc 0x00000000000003e0 0x110 ./system/src/cmsis/system_stm32f0xx.o + .debug_loc 0x00000000000004f0 0x820 ./src/24aaxx.o + .debug_loc 0x0000000000000d10 0x9e ./src/delay.o + .debug_loc 0x0000000000000dae 0x43f ./src/i2c.o + .debug_loc 0x00000000000011ed 0x27ac ./src/ili9341.o + .debug_loc 0x0000000000003999 0x1814 ./src/ili9341gfx.o + .debug_loc 0x00000000000051ad 0x1332 ./src/main.o + .debug_loc 0x00000000000064df 0x41 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(_fixunssfsi.o) + .debug_loc 0x0000000000006520 0x88d /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(addsf3.o) + .debug_loc 0x0000000000006dad 0x84d /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(divsf3.o) + .debug_loc 0x00000000000075fa 0x143 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(eqsf2.o) + .debug_loc 0x000000000000773d 0x259 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(gesf2.o) + .debug_loc 0x0000000000007996 0x24d /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(lesf2.o) + .debug_loc 0x0000000000007be3 0x8bd /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(mulsf3.o) + .debug_loc 0x00000000000084a0 0x8b3 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(subsf3.o) + .debug_loc 0x0000000000008d53 0xf3 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(fixsfsi.o) + .debug_loc 0x0000000000008e46 0x24d /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(floatsisf.o) + .debug_loc 0x0000000000009093 0x264 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(floatunsisf.o) + .debug_loc 0x00000000000092f7 0x481 /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-memcpy-stub.o) + .debug_loc 0x0000000000009778 0x2df /usr/lib/gcc/arm-none-eabi/8.3.1/../../../arm-none-eabi/lib/thumb/v6-m/nofp/libg_nano.a(lib_a-memset.o) + +.debug_macinfo + *(.debug_macinfo) + +.debug_weaknames + *(.debug_weaknames) + +.debug_funcnames + *(.debug_funcnames) + +.debug_typenames + *(.debug_typenames) + +.debug_varnames + *(.debug_varnames) +OUTPUT(arm-electronicload_rework_2022.elf elf32-littlearm) +LOAD linker stubs + +.debug_ranges 0x0000000000000000 0xea0 + .debug_ranges 0x0000000000000000 0x18 ./system/src/newlib/_exit.o + .debug_ranges 0x0000000000000018 0x98 ./system/src/newlib/_startup.o + .debug_ranges 0x00000000000000b0 0x20 ./system/src/newlib/_syscalls.o + .debug_ranges 0x00000000000000d0 0x18 ./system/src/cortexm/_initialize_hardware.o + .debug_ranges 0x00000000000000e8 0x10 ./system/src/cortexm/_reset_hardware.o + .debug_ranges 0x00000000000000f8 0x40 ./system/src/cortexm/exception_handlers.o + .debug_ranges 0x0000000000000138 0x30 ./system/src/cmsis/system_stm32f0xx.o + .debug_ranges 0x0000000000000168 0x10 ./system/src/cmsis/vectors_stm32f0xx.o + .debug_ranges 0x0000000000000178 0xa0 ./src/24aaxx.o + .debug_ranges 0x0000000000000218 0x70 ./src/delay.o + .debug_ranges 0x0000000000000288 0xd0 ./src/i2c.o + .debug_ranges 0x0000000000000358 0x318 ./src/ili9341.o + .debug_ranges 0x0000000000000670 0x190 ./src/ili9341gfx.o + .debug_ranges 0x0000000000000800 0x148 ./src/main.o + .debug_ranges 0x0000000000000948 0x198 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(addsf3.o) + .debug_ranges 0x0000000000000ae0 0x80 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(divsf3.o) + .debug_ranges 0x0000000000000b60 0x30 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(eqsf2.o) + .debug_ranges 0x0000000000000b90 0x58 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(gesf2.o) + .debug_ranges 0x0000000000000be8 0x58 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(lesf2.o) + .debug_ranges 0x0000000000000c40 0x58 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(mulsf3.o) + .debug_ranges 0x0000000000000c98 0x198 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(subsf3.o) + .debug_ranges 0x0000000000000e30 0x38 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(floatsisf.o) + .debug_ranges 0x0000000000000e68 0x38 /usr/lib/gcc/arm-none-eabi/8.3.1/thumb/v6-m/nofp/libgcc.a(floatunsisf.o) diff --git a/Release/makefile b/Release/makefile new file mode 100644 index 0000000..f14aa62 --- /dev/null +++ b/Release/makefile @@ -0,0 +1,103 @@ +################################################################################ +# Automatically-generated file. Do not edit! +################################################################################ + +-include ../makefile.init + +RM := rm -rf + +# All of the sources participating in the build are defined here +-include sources.mk +-include system/src/stm32f0-stdperiph/subdir.mk +-include system/src/newlib/subdir.mk +-include system/src/diag/subdir.mk +-include system/src/cortexm/subdir.mk +-include system/src/cmsis/subdir.mk +-include src/subdir.mk +-include subdir.mk +-include objects.mk + +ifneq ($(MAKECMDGOALS),clean) +ifneq ($(strip $(CC_DEPS)),) +-include $(CC_DEPS) +endif +ifneq ($(strip $(C++_DEPS)),) +-include $(C++_DEPS) +endif +ifneq ($(strip $(C_UPPER_DEPS)),) +-include $(C_UPPER_DEPS) +endif +ifneq ($(strip $(CXX_DEPS)),) +-include $(CXX_DEPS) +endif +ifneq ($(strip $(ASM_DEPS)),) +-include $(ASM_DEPS) +endif +ifneq ($(strip $(S_UPPER_DEPS)),) +-include $(S_UPPER_DEPS) +endif +ifneq ($(strip $(C_DEPS)),) +-include $(C_DEPS) +endif +ifneq ($(strip $(CPP_DEPS)),) +-include $(CPP_DEPS) +endif +endif + +-include ../makefile.defs + +OPTIONAL_TOOL_DEPS := \ +$(wildcard ../makefile.defs) \ +$(wildcard ../makefile.init) \ +$(wildcard ../makefile.targets) \ + + +BUILD_ARTIFACT_NAME := arm-electronicload_rework_2022 +BUILD_ARTIFACT_EXTENSION := elf +BUILD_ARTIFACT_PREFIX := +BUILD_ARTIFACT := $(BUILD_ARTIFACT_PREFIX)$(BUILD_ARTIFACT_NAME)$(if $(BUILD_ARTIFACT_EXTENSION),.$(BUILD_ARTIFACT_EXTENSION),) + +# Add inputs and outputs from these tool invocations to the build variables +SECONDARY_FLASH += \ +arm-electronicload_rework_2022.hex \ + +SECONDARY_SIZE += \ +arm-electronicload_rework_2022.siz \ + + +# All Target +all: main-build + +# Main-build Target +main-build: arm-electronicload_rework_2022.elf secondary-outputs + +# Tool invocations +arm-electronicload_rework_2022.elf: $(OBJS) $(USER_OBJS) makefile objects.mk $(OPTIONAL_TOOL_DEPS) + @echo 'Building target: $@' + @echo 'Invoking: GNU ARM Cross C++ Linker' + arm-none-eabi-g++ -mcpu=cortex-m0 -mthumb -Os -fmessage-length=0 -fsigned-char -ffunction-sections -fdata-sections -ffreestanding -Wall -Wextra -g -T mem.ld -T libs.ld -T sections.ld -nostartfiles -Xlinker --gc-sections -L"../ldscripts" -Wl,-Map,"arm-electronicload_rework_2022.map" --specs=nano.specs -o "arm-electronicload_rework_2022.elf" $(OBJS) $(USER_OBJS) $(LIBS) + @echo 'Finished building target: $@' + @echo ' ' + +arm-electronicload_rework_2022.hex: arm-electronicload_rework_2022.elf makefile objects.mk $(OPTIONAL_TOOL_DEPS) + @echo 'Invoking: GNU ARM Cross Create Flash Image' + arm-none-eabi-objcopy -O ihex "arm-electronicload_rework_2022.elf" "arm-electronicload_rework_2022.hex" + @echo 'Finished building: $@' + @echo ' ' + +arm-electronicload_rework_2022.siz: arm-electronicload_rework_2022.elf makefile objects.mk $(OPTIONAL_TOOL_DEPS) + @echo 'Invoking: GNU ARM Cross Print Size' + arm-none-eabi-size --format=berkeley "arm-electronicload_rework_2022.elf" + @echo 'Finished building: $@' + @echo ' ' + +# Other Targets +clean: + -$(RM) $(CC_DEPS)$(C++_DEPS)$(OBJS)$(C_UPPER_DEPS)$(CXX_DEPS)$(SECONDARY_FLASH)$(SECONDARY_SIZE)$(ASM_DEPS)$(S_UPPER_DEPS)$(C_DEPS)$(CPP_DEPS) arm-electronicload_rework_2022.elf + -@echo ' ' + +secondary-outputs: $(SECONDARY_FLASH) $(SECONDARY_SIZE) + +.PHONY: all clean dependents main-build + +-include ../makefile.targets diff --git a/Release/objects.mk b/Release/objects.mk new file mode 100644 index 0000000..742c2da --- /dev/null +++ b/Release/objects.mk @@ -0,0 +1,8 @@ +################################################################################ +# Automatically-generated file. Do not edit! +################################################################################ + +USER_OBJS := + +LIBS := + diff --git a/Release/openocd.cfg b/Release/openocd.cfg new file mode 100644 index 0000000..bb383e0 --- /dev/null +++ b/Release/openocd.cfg @@ -0,0 +1,8 @@ +source [find interface/stlink.cfg] +#transport select "hla_swd" +#reset_config connect_assert_srst +#reset_config trst_only +#reset_config srst_only srst_nogate +#reset_config srst_only srst_nogate connect_assert_srst +source [find target/stm32f0x.cfg] +#reset_config srst_only connect_assert_srst diff --git a/Release/sources.mk b/Release/sources.mk new file mode 100644 index 0000000..e07daad --- /dev/null +++ b/Release/sources.mk @@ -0,0 +1,36 @@ +################################################################################ +# Automatically-generated file. Do not edit! +################################################################################ + +ELF_SRCS := +C_UPPER_SRCS := +CXX_SRCS := +C++_SRCS := +OBJ_SRCS := +CC_SRCS := +ASM_SRCS := +C_SRCS := +CPP_SRCS := +S_UPPER_SRCS := +O_SRCS := +CC_DEPS := +C++_DEPS := +OBJS := +C_UPPER_DEPS := +CXX_DEPS := +SECONDARY_FLASH := +SECONDARY_SIZE := +ASM_DEPS := +S_UPPER_DEPS := +C_DEPS := +CPP_DEPS := + +# Every subdirectory with source files must be described here +SUBDIRS := \ +src \ +system/src/cmsis \ +system/src/cortexm \ +system/src/diag \ +system/src/newlib \ +system/src/stm32f0-stdperiph \ + diff --git a/Release/src/24aaxx.d b/Release/src/24aaxx.d new file mode 100644 index 0000000..c0e9ef4 --- /dev/null +++ b/Release/src/24aaxx.d @@ -0,0 +1,98 @@ +src/24aaxx.o: ../src/24aaxx.c ../include/i2c.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_i2c.h \ + ../system/include/cmsis/stm32f0xx.h ../system/include/cmsis/core_cm0.h \ + ../system/include/cmsis/core_cmInstr.h \ + ../system/include/cmsis/cmsis_gcc.h \ + ../system/include/cmsis/core_cmFunc.h \ + ../system/include/cmsis/system_stm32f0xx.h ../include/stm32f0xx_conf.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_adc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_can.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_cec.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_crc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_crs.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_comp.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dac.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dbgmcu.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dma.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_exti.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_flash.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_gpio.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_syscfg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_iwdg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_pwr.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_rcc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_rtc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_spi.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_tim.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_usart.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_wwdg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_misc.h ../include/24aaxx.h \ + ../include/i2c.h ../include/delay.h + +../include/i2c.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_i2c.h: + +../system/include/cmsis/stm32f0xx.h: + +../system/include/cmsis/core_cm0.h: + +../system/include/cmsis/core_cmInstr.h: + +../system/include/cmsis/cmsis_gcc.h: + +../system/include/cmsis/core_cmFunc.h: + +../system/include/cmsis/system_stm32f0xx.h: + +../include/stm32f0xx_conf.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_adc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_can.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_cec.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_crc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_crs.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_comp.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dac.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dbgmcu.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dma.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_exti.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_flash.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_gpio.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_syscfg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_iwdg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_pwr.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_rcc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_rtc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_spi.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_tim.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_usart.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_wwdg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_misc.h: + +../include/24aaxx.h: + +../include/i2c.h: + +../include/delay.h: diff --git a/Release/src/24aaxx.o b/Release/src/24aaxx.o new file mode 100644 index 0000000..170c766 Binary files /dev/null and b/Release/src/24aaxx.o differ diff --git a/Release/src/BlinkLed.d b/Release/src/BlinkLed.d new file mode 100644 index 0000000..33198cf --- /dev/null +++ b/Release/src/BlinkLed.d @@ -0,0 +1,91 @@ +src/BlinkLed.o: ../src/BlinkLed.c ../include/BlinkLed.h \ + ../system/include/cmsis/stm32f0xx.h ../system/include/cmsis/core_cm0.h \ + ../system/include/cmsis/core_cmInstr.h \ + ../system/include/cmsis/cmsis_gcc.h \ + ../system/include/cmsis/core_cmFunc.h \ + ../system/include/cmsis/system_stm32f0xx.h ../include/stm32f0xx_conf.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_adc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_can.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_cec.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_crc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_crs.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_comp.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dac.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dbgmcu.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dma.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_exti.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_flash.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_gpio.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_syscfg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_i2c.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_iwdg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_pwr.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_rcc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_rtc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_spi.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_tim.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_usart.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_wwdg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_misc.h + +../include/BlinkLed.h: + +../system/include/cmsis/stm32f0xx.h: + +../system/include/cmsis/core_cm0.h: + +../system/include/cmsis/core_cmInstr.h: + +../system/include/cmsis/cmsis_gcc.h: + +../system/include/cmsis/core_cmFunc.h: + +../system/include/cmsis/system_stm32f0xx.h: + +../include/stm32f0xx_conf.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_adc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_can.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_cec.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_crc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_crs.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_comp.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dac.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dbgmcu.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dma.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_exti.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_flash.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_gpio.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_syscfg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_i2c.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_iwdg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_pwr.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_rcc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_rtc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_spi.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_tim.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_usart.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_wwdg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_misc.h: diff --git a/Release/src/BlinkLed.o b/Release/src/BlinkLed.o new file mode 100644 index 0000000..77f98f5 Binary files /dev/null and b/Release/src/BlinkLed.o differ diff --git a/Release/src/_write.d b/Release/src/_write.d new file mode 100644 index 0000000..a5ae42c --- /dev/null +++ b/Release/src/_write.d @@ -0,0 +1 @@ +src/_write.o: ../src/_write.c diff --git a/Release/src/_write.o b/Release/src/_write.o new file mode 100644 index 0000000..7e6823d Binary files /dev/null and b/Release/src/_write.o differ diff --git a/Release/src/delay.d b/Release/src/delay.d new file mode 100644 index 0000000..5966aa4 --- /dev/null +++ b/Release/src/delay.d @@ -0,0 +1,91 @@ +src/delay.o: ../src/delay.c ../include/delay.h \ + ../system/include/cmsis/stm32f0xx.h ../system/include/cmsis/core_cm0.h \ + ../system/include/cmsis/core_cmInstr.h \ + ../system/include/cmsis/cmsis_gcc.h \ + ../system/include/cmsis/core_cmFunc.h \ + ../system/include/cmsis/system_stm32f0xx.h ../include/stm32f0xx_conf.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_adc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_can.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_cec.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_crc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_crs.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_comp.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dac.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dbgmcu.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dma.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_exti.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_flash.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_gpio.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_syscfg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_i2c.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_iwdg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_pwr.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_rcc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_rtc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_spi.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_tim.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_usart.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_wwdg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_misc.h + +../include/delay.h: + +../system/include/cmsis/stm32f0xx.h: + +../system/include/cmsis/core_cm0.h: + +../system/include/cmsis/core_cmInstr.h: + +../system/include/cmsis/cmsis_gcc.h: + +../system/include/cmsis/core_cmFunc.h: + +../system/include/cmsis/system_stm32f0xx.h: + +../include/stm32f0xx_conf.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_adc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_can.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_cec.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_crc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_crs.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_comp.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dac.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dbgmcu.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dma.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_exti.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_flash.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_gpio.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_syscfg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_i2c.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_iwdg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_pwr.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_rcc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_rtc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_spi.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_tim.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_usart.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_wwdg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_misc.h: diff --git a/Release/src/delay.o b/Release/src/delay.o new file mode 100644 index 0000000..441f2d6 Binary files /dev/null and b/Release/src/delay.o differ diff --git a/Release/src/font_Arial.d b/Release/src/font_Arial.d new file mode 100644 index 0000000..b7be879 --- /dev/null +++ b/Release/src/font_Arial.d @@ -0,0 +1,6 @@ +src/font_Arial.o: ../src/font_Arial.c ../include/font_Arial.h \ + ../include/font_typedef.h + +../include/font_Arial.h: + +../include/font_typedef.h: diff --git a/Release/src/font_Arial.o b/Release/src/font_Arial.o new file mode 100644 index 0000000..af3cb1d Binary files /dev/null and b/Release/src/font_Arial.o differ diff --git a/Release/src/glcdfont.d b/Release/src/glcdfont.d new file mode 100644 index 0000000..3224f8f --- /dev/null +++ b/Release/src/glcdfont.d @@ -0,0 +1,6 @@ +src/glcdfont.o: ../src/glcdfont.c ../include/glcdfont.h \ + ../include/font_typedef.h + +../include/glcdfont.h: + +../include/font_typedef.h: diff --git a/Release/src/glcdfont.o b/Release/src/glcdfont.o new file mode 100644 index 0000000..69d95eb Binary files /dev/null and b/Release/src/glcdfont.o differ diff --git a/Release/src/i2c.d b/Release/src/i2c.d new file mode 100644 index 0000000..48e1a60 --- /dev/null +++ b/Release/src/i2c.d @@ -0,0 +1,91 @@ +src/i2c.o: ../src/i2c.c \ + ../system/include/stm32f0-stdperiph/stm32f0xx_i2c.h \ + ../system/include/cmsis/stm32f0xx.h ../system/include/cmsis/core_cm0.h \ + ../system/include/cmsis/core_cmInstr.h \ + ../system/include/cmsis/cmsis_gcc.h \ + ../system/include/cmsis/core_cmFunc.h \ + ../system/include/cmsis/system_stm32f0xx.h ../include/stm32f0xx_conf.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_adc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_can.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_cec.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_crc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_crs.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_comp.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dac.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dbgmcu.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dma.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_exti.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_flash.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_gpio.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_syscfg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_iwdg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_pwr.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_rcc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_rtc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_spi.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_tim.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_usart.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_wwdg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_misc.h ../include/i2c.h + +../system/include/stm32f0-stdperiph/stm32f0xx_i2c.h: + +../system/include/cmsis/stm32f0xx.h: + +../system/include/cmsis/core_cm0.h: + +../system/include/cmsis/core_cmInstr.h: + +../system/include/cmsis/cmsis_gcc.h: + +../system/include/cmsis/core_cmFunc.h: + +../system/include/cmsis/system_stm32f0xx.h: + +../include/stm32f0xx_conf.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_adc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_can.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_cec.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_crc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_crs.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_comp.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dac.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dbgmcu.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dma.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_exti.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_flash.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_gpio.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_syscfg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_iwdg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_pwr.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_rcc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_rtc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_spi.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_tim.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_usart.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_wwdg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_misc.h: + +../include/i2c.h: diff --git a/Release/src/i2c.o b/Release/src/i2c.o new file mode 100644 index 0000000..8b22d3b Binary files /dev/null and b/Release/src/i2c.o differ diff --git a/Release/src/ili9341.d b/Release/src/ili9341.d new file mode 100644 index 0000000..317058d --- /dev/null +++ b/Release/src/ili9341.d @@ -0,0 +1,93 @@ +src/ili9341.o: ../src/ili9341.c ../include/ili9341.h \ + ../system/include/cmsis/stm32f0xx.h ../system/include/cmsis/core_cm0.h \ + ../system/include/cmsis/core_cmInstr.h \ + ../system/include/cmsis/cmsis_gcc.h \ + ../system/include/cmsis/core_cmFunc.h \ + ../system/include/cmsis/system_stm32f0xx.h ../include/stm32f0xx_conf.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_adc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_can.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_cec.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_crc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_crs.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_comp.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dac.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dbgmcu.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dma.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_exti.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_flash.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_gpio.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_syscfg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_i2c.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_iwdg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_pwr.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_rcc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_rtc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_spi.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_tim.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_usart.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_wwdg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_misc.h ../include/delay.h + +../include/ili9341.h: + +../system/include/cmsis/stm32f0xx.h: + +../system/include/cmsis/core_cm0.h: + +../system/include/cmsis/core_cmInstr.h: + +../system/include/cmsis/cmsis_gcc.h: + +../system/include/cmsis/core_cmFunc.h: + +../system/include/cmsis/system_stm32f0xx.h: + +../include/stm32f0xx_conf.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_adc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_can.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_cec.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_crc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_crs.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_comp.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dac.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dbgmcu.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dma.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_exti.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_flash.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_gpio.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_syscfg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_i2c.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_iwdg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_pwr.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_rcc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_rtc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_spi.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_tim.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_usart.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_wwdg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_misc.h: + +../include/delay.h: diff --git a/Release/src/ili9341.o b/Release/src/ili9341.o new file mode 100644 index 0000000..b07e4be Binary files /dev/null and b/Release/src/ili9341.o differ diff --git a/Release/src/ili9341gfx.d b/Release/src/ili9341gfx.d new file mode 100644 index 0000000..753401c --- /dev/null +++ b/Release/src/ili9341gfx.d @@ -0,0 +1,101 @@ +src/ili9341gfx.o: ../src/ili9341gfx.c ../include/ili9341.h \ + ../system/include/cmsis/stm32f0xx.h ../system/include/cmsis/core_cm0.h \ + ../system/include/cmsis/core_cmInstr.h \ + ../system/include/cmsis/cmsis_gcc.h \ + ../system/include/cmsis/core_cmFunc.h \ + ../system/include/cmsis/system_stm32f0xx.h ../include/stm32f0xx_conf.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_adc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_can.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_cec.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_crc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_crs.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_comp.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dac.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dbgmcu.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dma.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_exti.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_flash.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_gpio.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_syscfg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_i2c.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_iwdg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_pwr.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_rcc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_rtc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_spi.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_tim.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_usart.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_wwdg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_misc.h \ + ../include/ili9341gfx.h ../include/font_typedef.h ../include/glcdfont.h \ + ../include/font_typedef.h + +../include/ili9341.h: + +../system/include/cmsis/stm32f0xx.h: + +../system/include/cmsis/core_cm0.h: + +../system/include/cmsis/core_cmInstr.h: + +../system/include/cmsis/cmsis_gcc.h: + +../system/include/cmsis/core_cmFunc.h: + +../system/include/cmsis/system_stm32f0xx.h: + +../include/stm32f0xx_conf.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_adc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_can.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_cec.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_crc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_crs.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_comp.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dac.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dbgmcu.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dma.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_exti.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_flash.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_gpio.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_syscfg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_i2c.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_iwdg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_pwr.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_rcc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_rtc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_spi.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_tim.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_usart.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_wwdg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_misc.h: + +../include/ili9341gfx.h: + +../include/font_typedef.h: + +../include/glcdfont.h: + +../include/font_typedef.h: diff --git a/Release/src/ili9341gfx.o b/Release/src/ili9341gfx.o new file mode 100644 index 0000000..b6b0961 Binary files /dev/null and b/Release/src/ili9341gfx.o differ diff --git a/Release/src/main.d b/Release/src/main.d new file mode 100644 index 0000000..266a91d --- /dev/null +++ b/Release/src/main.d @@ -0,0 +1,112 @@ +src/main.o: ../src/main.c ../system/include/cmsis/stm32f0xx.h \ + ../system/include/cmsis/core_cm0.h \ + ../system/include/cmsis/core_cmInstr.h \ + ../system/include/cmsis/cmsis_gcc.h \ + ../system/include/cmsis/core_cmFunc.h \ + ../system/include/cmsis/system_stm32f0xx.h ../include/stm32f0xx_conf.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_adc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_can.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_cec.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_crc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_crs.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_comp.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dac.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dbgmcu.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dma.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_exti.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_flash.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_gpio.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_syscfg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_i2c.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_iwdg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_pwr.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_rcc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_rtc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_spi.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_tim.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_usart.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_wwdg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_misc.h ../include/delay.h \ + ../include/ili9341.h ../include/ili9341gfx.h ../include/font_typedef.h \ + ../include/font_Arial.h ../include/glcdfont.h ../include/i2c.h \ + ../include/24aaxx.h ../include/i2c.h ../include/delay.h + +../system/include/cmsis/stm32f0xx.h: + +../system/include/cmsis/core_cm0.h: + +../system/include/cmsis/core_cmInstr.h: + +../system/include/cmsis/cmsis_gcc.h: + +../system/include/cmsis/core_cmFunc.h: + +../system/include/cmsis/system_stm32f0xx.h: + +../include/stm32f0xx_conf.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_adc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_can.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_cec.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_crc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_crs.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_comp.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dac.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dbgmcu.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dma.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_exti.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_flash.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_gpio.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_syscfg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_i2c.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_iwdg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_pwr.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_rcc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_rtc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_spi.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_tim.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_usart.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_wwdg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_misc.h: + +../include/delay.h: + +../include/ili9341.h: + +../include/ili9341gfx.h: + +../include/font_typedef.h: + +../include/font_Arial.h: + +../include/glcdfont.h: + +../include/i2c.h: + +../include/24aaxx.h: + +../include/i2c.h: + +../include/delay.h: diff --git a/Release/src/main.o b/Release/src/main.o new file mode 100644 index 0000000..677ae17 Binary files /dev/null and b/Release/src/main.o differ diff --git a/Release/src/mcp24aaxx.o b/Release/src/mcp24aaxx.o new file mode 100644 index 0000000..a689e89 Binary files /dev/null and b/Release/src/mcp24aaxx.o differ diff --git a/Release/src/subdir.mk b/Release/src/subdir.mk new file mode 100644 index 0000000..0eab813 --- /dev/null +++ b/Release/src/subdir.mk @@ -0,0 +1,51 @@ +################################################################################ +# Automatically-generated file. Do not edit! +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +C_SRCS += \ +../src/24aaxx.c \ +../src/BlinkLed.c \ +../src/_write.c \ +../src/delay.c \ +../src/font_Arial.c \ +../src/glcdfont.c \ +../src/i2c.c \ +../src/ili9341.c \ +../src/ili9341gfx.c \ +../src/main.c + +OBJS += \ +./src/24aaxx.o \ +./src/BlinkLed.o \ +./src/_write.o \ +./src/delay.o \ +./src/font_Arial.o \ +./src/glcdfont.o \ +./src/i2c.o \ +./src/ili9341.o \ +./src/ili9341gfx.o \ +./src/main.o + +C_DEPS += \ +./src/24aaxx.d \ +./src/BlinkLed.d \ +./src/_write.d \ +./src/delay.d \ +./src/font_Arial.d \ +./src/glcdfont.d \ +./src/i2c.d \ +./src/ili9341.d \ +./src/ili9341gfx.d \ +./src/main.d + + +# Each subdirectory must supply rules for building sources it contributes +src/%.o: ../src/%.c src/subdir.mk + @echo 'Building file: $<' + @echo 'Invoking: GNU ARM Cross C Compiler' + arm-none-eabi-gcc -mcpu=cortex-m0 -mthumb -Os -fmessage-length=0 -fsigned-char -ffunction-sections -fdata-sections -ffreestanding -Wall -Wextra -g -DNDEBUG -DSTM32F030 -DUSE_STDPERIPH_DRIVER -DHSE_VALUE=8000000 -I"../include" -I"../system/include" -I"../system/include/cmsis" -I"../system/include/stm32f0-stdperiph" -std=gnu11 -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" -c -o "$@" "$<" + @echo 'Finished building: $<' + @echo ' ' + + diff --git a/Release/system/src/cmsis/subdir.mk b/Release/system/src/cmsis/subdir.mk new file mode 100644 index 0000000..b3f75c0 --- /dev/null +++ b/Release/system/src/cmsis/subdir.mk @@ -0,0 +1,27 @@ +################################################################################ +# Automatically-generated file. Do not edit! +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +C_SRCS += \ +../system/src/cmsis/system_stm32f0xx.c \ +../system/src/cmsis/vectors_stm32f0xx.c + +OBJS += \ +./system/src/cmsis/system_stm32f0xx.o \ +./system/src/cmsis/vectors_stm32f0xx.o + +C_DEPS += \ +./system/src/cmsis/system_stm32f0xx.d \ +./system/src/cmsis/vectors_stm32f0xx.d + + +# Each subdirectory must supply rules for building sources it contributes +system/src/cmsis/%.o: ../system/src/cmsis/%.c system/src/cmsis/subdir.mk + @echo 'Building file: $<' + @echo 'Invoking: GNU ARM Cross C Compiler' + arm-none-eabi-gcc -mcpu=cortex-m0 -mthumb -Os -fmessage-length=0 -fsigned-char -ffunction-sections -fdata-sections -ffreestanding -Wall -Wextra -g -DNDEBUG -DSTM32F030 -DUSE_STDPERIPH_DRIVER -DHSE_VALUE=8000000 -I"../include" -I"../system/include" -I"../system/include/cmsis" -I"../system/include/stm32f0-stdperiph" -std=gnu11 -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" -c -o "$@" "$<" + @echo 'Finished building: $<' + @echo ' ' + + diff --git a/Release/system/src/cmsis/system_stm32f0xx.d b/Release/system/src/cmsis/system_stm32f0xx.d new file mode 100644 index 0000000..264a885 --- /dev/null +++ b/Release/system/src/cmsis/system_stm32f0xx.d @@ -0,0 +1,90 @@ +system/src/cmsis/system_stm32f0xx.o: \ + ../system/src/cmsis/system_stm32f0xx.c \ + ../system/include/cmsis/stm32f0xx.h ../system/include/cmsis/core_cm0.h \ + ../system/include/cmsis/core_cmInstr.h \ + ../system/include/cmsis/cmsis_gcc.h \ + ../system/include/cmsis/core_cmFunc.h \ + ../system/include/cmsis/system_stm32f0xx.h ../include/stm32f0xx_conf.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_adc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_can.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_cec.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_crc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_crs.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_comp.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dac.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dbgmcu.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dma.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_exti.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_flash.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_gpio.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_syscfg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_i2c.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_iwdg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_pwr.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_rcc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_rtc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_spi.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_tim.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_usart.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_wwdg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_misc.h + +../system/include/cmsis/stm32f0xx.h: + +../system/include/cmsis/core_cm0.h: + +../system/include/cmsis/core_cmInstr.h: + +../system/include/cmsis/cmsis_gcc.h: + +../system/include/cmsis/core_cmFunc.h: + +../system/include/cmsis/system_stm32f0xx.h: + +../include/stm32f0xx_conf.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_adc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_can.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_cec.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_crc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_crs.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_comp.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dac.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dbgmcu.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dma.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_exti.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_flash.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_gpio.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_syscfg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_i2c.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_iwdg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_pwr.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_rcc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_rtc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_spi.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_tim.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_usart.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_wwdg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_misc.h: diff --git a/Release/system/src/cmsis/system_stm32f0xx.o b/Release/system/src/cmsis/system_stm32f0xx.o new file mode 100644 index 0000000..3c22bc5 Binary files /dev/null and b/Release/system/src/cmsis/system_stm32f0xx.o differ diff --git a/Release/system/src/cmsis/vectors_stm32f0xx.d b/Release/system/src/cmsis/vectors_stm32f0xx.d new file mode 100644 index 0000000..e1604ae --- /dev/null +++ b/Release/system/src/cmsis/vectors_stm32f0xx.d @@ -0,0 +1,5 @@ +system/src/cmsis/vectors_stm32f0xx.o: \ + ../system/src/cmsis/vectors_stm32f0xx.c \ + ../system/include/cortexm/ExceptionHandlers.h + +../system/include/cortexm/ExceptionHandlers.h: diff --git a/Release/system/src/cmsis/vectors_stm32f0xx.o b/Release/system/src/cmsis/vectors_stm32f0xx.o new file mode 100644 index 0000000..58225a3 Binary files /dev/null and b/Release/system/src/cmsis/vectors_stm32f0xx.o differ diff --git a/Release/system/src/cortexm/_initialize_hardware.d b/Release/system/src/cortexm/_initialize_hardware.d new file mode 100644 index 0000000..64c3c8f --- /dev/null +++ b/Release/system/src/cortexm/_initialize_hardware.d @@ -0,0 +1,96 @@ +system/src/cortexm/_initialize_hardware.o: \ + ../system/src/cortexm/_initialize_hardware.c \ + ../system/include/cmsis/cmsis_device.h \ + ../system/include/cmsis/stm32f0xx.h ../system/include/cmsis/core_cm0.h \ + ../system/include/cmsis/core_cmInstr.h \ + ../system/include/cmsis/cmsis_gcc.h \ + ../system/include/cmsis/core_cmFunc.h \ + ../system/include/cmsis/system_stm32f0xx.h ../include/stm32f0xx_conf.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_adc.h \ + ../system/include/cmsis/stm32f0xx.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_can.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_cec.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_crc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_crs.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_comp.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dac.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dbgmcu.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dma.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_exti.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_flash.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_gpio.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_syscfg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_i2c.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_iwdg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_pwr.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_rcc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_rtc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_spi.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_tim.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_usart.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_wwdg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_misc.h + +../system/include/cmsis/cmsis_device.h: + +../system/include/cmsis/stm32f0xx.h: + +../system/include/cmsis/core_cm0.h: + +../system/include/cmsis/core_cmInstr.h: + +../system/include/cmsis/cmsis_gcc.h: + +../system/include/cmsis/core_cmFunc.h: + +../system/include/cmsis/system_stm32f0xx.h: + +../include/stm32f0xx_conf.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_adc.h: + +../system/include/cmsis/stm32f0xx.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_can.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_cec.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_crc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_crs.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_comp.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dac.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dbgmcu.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dma.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_exti.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_flash.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_gpio.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_syscfg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_i2c.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_iwdg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_pwr.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_rcc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_rtc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_spi.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_tim.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_usart.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_wwdg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_misc.h: diff --git a/Release/system/src/cortexm/_initialize_hardware.o b/Release/system/src/cortexm/_initialize_hardware.o new file mode 100644 index 0000000..ef03704 Binary files /dev/null and b/Release/system/src/cortexm/_initialize_hardware.o differ diff --git a/Release/system/src/cortexm/_reset_hardware.d b/Release/system/src/cortexm/_reset_hardware.d new file mode 100644 index 0000000..6f77166 --- /dev/null +++ b/Release/system/src/cortexm/_reset_hardware.d @@ -0,0 +1,96 @@ +system/src/cortexm/_reset_hardware.o: \ + ../system/src/cortexm/_reset_hardware.c \ + ../system/include/cmsis/cmsis_device.h \ + ../system/include/cmsis/stm32f0xx.h ../system/include/cmsis/core_cm0.h \ + ../system/include/cmsis/core_cmInstr.h \ + ../system/include/cmsis/cmsis_gcc.h \ + ../system/include/cmsis/core_cmFunc.h \ + ../system/include/cmsis/system_stm32f0xx.h ../include/stm32f0xx_conf.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_adc.h \ + ../system/include/cmsis/stm32f0xx.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_can.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_cec.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_crc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_crs.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_comp.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dac.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dbgmcu.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dma.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_exti.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_flash.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_gpio.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_syscfg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_i2c.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_iwdg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_pwr.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_rcc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_rtc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_spi.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_tim.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_usart.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_wwdg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_misc.h + +../system/include/cmsis/cmsis_device.h: + +../system/include/cmsis/stm32f0xx.h: + +../system/include/cmsis/core_cm0.h: + +../system/include/cmsis/core_cmInstr.h: + +../system/include/cmsis/cmsis_gcc.h: + +../system/include/cmsis/core_cmFunc.h: + +../system/include/cmsis/system_stm32f0xx.h: + +../include/stm32f0xx_conf.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_adc.h: + +../system/include/cmsis/stm32f0xx.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_can.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_cec.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_crc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_crs.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_comp.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dac.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dbgmcu.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dma.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_exti.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_flash.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_gpio.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_syscfg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_i2c.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_iwdg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_pwr.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_rcc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_rtc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_spi.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_tim.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_usart.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_wwdg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_misc.h: diff --git a/Release/system/src/cortexm/_reset_hardware.o b/Release/system/src/cortexm/_reset_hardware.o new file mode 100644 index 0000000..8f45c58 Binary files /dev/null and b/Release/system/src/cortexm/_reset_hardware.o differ diff --git a/Release/system/src/cortexm/exception_handlers.d b/Release/system/src/cortexm/exception_handlers.d new file mode 100644 index 0000000..6d7ab44 --- /dev/null +++ b/Release/system/src/cortexm/exception_handlers.d @@ -0,0 +1,104 @@ +system/src/cortexm/exception_handlers.o: \ + ../system/src/cortexm/exception_handlers.c \ + ../system/include/cortexm/ExceptionHandlers.h \ + ../system/include/cmsis/cmsis_device.h \ + ../system/include/cmsis/stm32f0xx.h ../system/include/cmsis/core_cm0.h \ + ../system/include/cmsis/core_cmInstr.h \ + ../system/include/cmsis/cmsis_gcc.h \ + ../system/include/cmsis/core_cmFunc.h \ + ../system/include/cmsis/system_stm32f0xx.h ../include/stm32f0xx_conf.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_adc.h \ + ../system/include/cmsis/stm32f0xx.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_can.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_cec.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_crc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_crs.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_comp.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dac.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dbgmcu.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dma.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_exti.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_flash.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_gpio.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_syscfg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_i2c.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_iwdg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_pwr.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_rcc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_rtc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_spi.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_tim.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_usart.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_wwdg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_misc.h \ + ../system/include/arm/semihosting.h ../system/include/diag/Trace.h + +../system/include/cortexm/ExceptionHandlers.h: + +../system/include/cmsis/cmsis_device.h: + +../system/include/cmsis/stm32f0xx.h: + +../system/include/cmsis/core_cm0.h: + +../system/include/cmsis/core_cmInstr.h: + +../system/include/cmsis/cmsis_gcc.h: + +../system/include/cmsis/core_cmFunc.h: + +../system/include/cmsis/system_stm32f0xx.h: + +../include/stm32f0xx_conf.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_adc.h: + +../system/include/cmsis/stm32f0xx.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_can.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_cec.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_crc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_crs.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_comp.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dac.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dbgmcu.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dma.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_exti.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_flash.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_gpio.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_syscfg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_i2c.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_iwdg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_pwr.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_rcc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_rtc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_spi.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_tim.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_usart.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_wwdg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_misc.h: + +../system/include/arm/semihosting.h: + +../system/include/diag/Trace.h: diff --git a/Release/system/src/cortexm/exception_handlers.o b/Release/system/src/cortexm/exception_handlers.o new file mode 100644 index 0000000..b64e9de Binary files /dev/null and b/Release/system/src/cortexm/exception_handlers.o differ diff --git a/Release/system/src/cortexm/subdir.mk b/Release/system/src/cortexm/subdir.mk new file mode 100644 index 0000000..f6937a2 --- /dev/null +++ b/Release/system/src/cortexm/subdir.mk @@ -0,0 +1,30 @@ +################################################################################ +# Automatically-generated file. Do not edit! +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +C_SRCS += \ +../system/src/cortexm/_initialize_hardware.c \ +../system/src/cortexm/_reset_hardware.c \ +../system/src/cortexm/exception_handlers.c + +OBJS += \ +./system/src/cortexm/_initialize_hardware.o \ +./system/src/cortexm/_reset_hardware.o \ +./system/src/cortexm/exception_handlers.o + +C_DEPS += \ +./system/src/cortexm/_initialize_hardware.d \ +./system/src/cortexm/_reset_hardware.d \ +./system/src/cortexm/exception_handlers.d + + +# Each subdirectory must supply rules for building sources it contributes +system/src/cortexm/%.o: ../system/src/cortexm/%.c system/src/cortexm/subdir.mk + @echo 'Building file: $<' + @echo 'Invoking: GNU ARM Cross C Compiler' + arm-none-eabi-gcc -mcpu=cortex-m0 -mthumb -Os -fmessage-length=0 -fsigned-char -ffunction-sections -fdata-sections -ffreestanding -Wall -Wextra -g -DNDEBUG -DSTM32F030 -DUSE_STDPERIPH_DRIVER -DHSE_VALUE=8000000 -I"../include" -I"../system/include" -I"../system/include/cmsis" -I"../system/include/stm32f0-stdperiph" -std=gnu11 -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" -c -o "$@" "$<" + @echo 'Finished building: $<' + @echo ' ' + + diff --git a/Release/system/src/diag/Trace.d b/Release/system/src/diag/Trace.d new file mode 100644 index 0000000..5f594d2 --- /dev/null +++ b/Release/system/src/diag/Trace.d @@ -0,0 +1 @@ +system/src/diag/Trace.o: ../system/src/diag/Trace.c diff --git a/Release/system/src/diag/Trace.o b/Release/system/src/diag/Trace.o new file mode 100644 index 0000000..c717496 Binary files /dev/null and b/Release/system/src/diag/Trace.o differ diff --git a/Release/system/src/diag/subdir.mk b/Release/system/src/diag/subdir.mk new file mode 100644 index 0000000..e777294 --- /dev/null +++ b/Release/system/src/diag/subdir.mk @@ -0,0 +1,27 @@ +################################################################################ +# Automatically-generated file. Do not edit! +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +C_SRCS += \ +../system/src/diag/Trace.c \ +../system/src/diag/trace_impl.c + +OBJS += \ +./system/src/diag/Trace.o \ +./system/src/diag/trace_impl.o + +C_DEPS += \ +./system/src/diag/Trace.d \ +./system/src/diag/trace_impl.d + + +# Each subdirectory must supply rules for building sources it contributes +system/src/diag/%.o: ../system/src/diag/%.c system/src/diag/subdir.mk + @echo 'Building file: $<' + @echo 'Invoking: GNU ARM Cross C Compiler' + arm-none-eabi-gcc -mcpu=cortex-m0 -mthumb -Os -fmessage-length=0 -fsigned-char -ffunction-sections -fdata-sections -ffreestanding -Wall -Wextra -g -DNDEBUG -DSTM32F030 -DUSE_STDPERIPH_DRIVER -DHSE_VALUE=8000000 -I"../include" -I"../system/include" -I"../system/include/cmsis" -I"../system/include/stm32f0-stdperiph" -std=gnu11 -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" -c -o "$@" "$<" + @echo 'Finished building: $<' + @echo ' ' + + diff --git a/Release/system/src/diag/trace_impl.d b/Release/system/src/diag/trace_impl.d new file mode 100644 index 0000000..8fa4b8b --- /dev/null +++ b/Release/system/src/diag/trace_impl.d @@ -0,0 +1 @@ +system/src/diag/trace_impl.o: ../system/src/diag/trace_impl.c diff --git a/Release/system/src/diag/trace_impl.o b/Release/system/src/diag/trace_impl.o new file mode 100644 index 0000000..60e0903 Binary files /dev/null and b/Release/system/src/diag/trace_impl.o differ diff --git a/Release/system/src/newlib/_cxx.d b/Release/system/src/newlib/_cxx.d new file mode 100644 index 0000000..4acf981 --- /dev/null +++ b/Release/system/src/newlib/_cxx.d @@ -0,0 +1,4 @@ +system/src/newlib/_cxx.o: ../system/src/newlib/_cxx.cpp \ + ../system/include/diag/Trace.h + +../system/include/diag/Trace.h: diff --git a/Release/system/src/newlib/_cxx.o b/Release/system/src/newlib/_cxx.o new file mode 100644 index 0000000..47395ab Binary files /dev/null and b/Release/system/src/newlib/_cxx.o differ diff --git a/Release/system/src/newlib/_exit.d b/Release/system/src/newlib/_exit.d new file mode 100644 index 0000000..4c9b7c7 --- /dev/null +++ b/Release/system/src/newlib/_exit.d @@ -0,0 +1,4 @@ +system/src/newlib/_exit.o: ../system/src/newlib/_exit.c \ + ../system/include/diag/Trace.h + +../system/include/diag/Trace.h: diff --git a/Release/system/src/newlib/_exit.o b/Release/system/src/newlib/_exit.o new file mode 100644 index 0000000..f7fac5c Binary files /dev/null and b/Release/system/src/newlib/_exit.o differ diff --git a/Release/system/src/newlib/_sbrk.d b/Release/system/src/newlib/_sbrk.d new file mode 100644 index 0000000..9172f6d --- /dev/null +++ b/Release/system/src/newlib/_sbrk.d @@ -0,0 +1 @@ +system/src/newlib/_sbrk.o: ../system/src/newlib/_sbrk.c diff --git a/Release/system/src/newlib/_sbrk.o b/Release/system/src/newlib/_sbrk.o new file mode 100644 index 0000000..85dd1c9 Binary files /dev/null and b/Release/system/src/newlib/_sbrk.o differ diff --git a/Release/system/src/newlib/_startup.d b/Release/system/src/newlib/_startup.d new file mode 100644 index 0000000..d63000e --- /dev/null +++ b/Release/system/src/newlib/_startup.d @@ -0,0 +1 @@ +system/src/newlib/_startup.o: ../system/src/newlib/_startup.c diff --git a/Release/system/src/newlib/_startup.o b/Release/system/src/newlib/_startup.o new file mode 100644 index 0000000..130ae6f Binary files /dev/null and b/Release/system/src/newlib/_startup.o differ diff --git a/Release/system/src/newlib/_syscalls.d b/Release/system/src/newlib/_syscalls.d new file mode 100644 index 0000000..e90abf5 --- /dev/null +++ b/Release/system/src/newlib/_syscalls.d @@ -0,0 +1 @@ +system/src/newlib/_syscalls.o: ../system/src/newlib/_syscalls.c diff --git a/Release/system/src/newlib/_syscalls.o b/Release/system/src/newlib/_syscalls.o new file mode 100644 index 0000000..48964af Binary files /dev/null and b/Release/system/src/newlib/_syscalls.o differ diff --git a/Release/system/src/newlib/assert.d b/Release/system/src/newlib/assert.d new file mode 100644 index 0000000..ae4c8be --- /dev/null +++ b/Release/system/src/newlib/assert.d @@ -0,0 +1,4 @@ +system/src/newlib/assert.o: ../system/src/newlib/assert.c \ + ../system/include/diag/Trace.h + +../system/include/diag/Trace.h: diff --git a/Release/system/src/newlib/assert.o b/Release/system/src/newlib/assert.o new file mode 100644 index 0000000..d024177 Binary files /dev/null and b/Release/system/src/newlib/assert.o differ diff --git a/Release/system/src/newlib/subdir.mk b/Release/system/src/newlib/subdir.mk new file mode 100644 index 0000000..76c257e --- /dev/null +++ b/Release/system/src/newlib/subdir.mk @@ -0,0 +1,50 @@ +################################################################################ +# Automatically-generated file. Do not edit! +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +C_SRCS += \ +../system/src/newlib/_exit.c \ +../system/src/newlib/_sbrk.c \ +../system/src/newlib/_startup.c \ +../system/src/newlib/_syscalls.c \ +../system/src/newlib/assert.c + +CPP_SRCS += \ +../system/src/newlib/_cxx.cpp + +OBJS += \ +./system/src/newlib/_cxx.o \ +./system/src/newlib/_exit.o \ +./system/src/newlib/_sbrk.o \ +./system/src/newlib/_startup.o \ +./system/src/newlib/_syscalls.o \ +./system/src/newlib/assert.o + +C_DEPS += \ +./system/src/newlib/_exit.d \ +./system/src/newlib/_sbrk.d \ +./system/src/newlib/_startup.d \ +./system/src/newlib/_syscalls.d \ +./system/src/newlib/assert.d + +CPP_DEPS += \ +./system/src/newlib/_cxx.d + + +# Each subdirectory must supply rules for building sources it contributes +system/src/newlib/%.o: ../system/src/newlib/%.cpp system/src/newlib/subdir.mk + @echo 'Building file: $<' + @echo 'Invoking: GNU ARM Cross C++ Compiler' + arm-none-eabi-g++ -mcpu=cortex-m0 -mthumb -Os -fmessage-length=0 -fsigned-char -ffunction-sections -fdata-sections -ffreestanding -Wall -Wextra -g -DNDEBUG -DSTM32F030 -DUSE_STDPERIPH_DRIVER -DHSE_VALUE=8000000 -I"../include" -I"../system/include" -I"../system/include/cmsis" -I"../system/include/stm32f0-stdperiph" -std=gnu++11 -fabi-version=0 -fno-exceptions -fno-rtti -fno-use-cxa-atexit -fno-threadsafe-statics -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" -c -o "$@" "$<" + @echo 'Finished building: $<' + @echo ' ' + +system/src/newlib/%.o: ../system/src/newlib/%.c system/src/newlib/subdir.mk + @echo 'Building file: $<' + @echo 'Invoking: GNU ARM Cross C Compiler' + arm-none-eabi-gcc -mcpu=cortex-m0 -mthumb -Os -fmessage-length=0 -fsigned-char -ffunction-sections -fdata-sections -ffreestanding -Wall -Wextra -g -DNDEBUG -DSTM32F030 -DUSE_STDPERIPH_DRIVER -DHSE_VALUE=8000000 -I"../include" -I"../system/include" -I"../system/include/cmsis" -I"../system/include/stm32f0-stdperiph" -std=gnu11 -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" -c -o "$@" "$<" + @echo 'Finished building: $<' + @echo ' ' + + diff --git a/Release/system/src/stm32f0-stdperiph/stm32f0xx_gpio.d b/Release/system/src/stm32f0-stdperiph/stm32f0xx_gpio.d new file mode 100644 index 0000000..a39dbc3 --- /dev/null +++ b/Release/system/src/stm32f0-stdperiph/stm32f0xx_gpio.d @@ -0,0 +1,90 @@ +system/src/stm32f0-stdperiph/stm32f0xx_gpio.o: \ + ../system/src/stm32f0-stdperiph/stm32f0xx_gpio.c \ + ../system/include/stm32f0-stdperiph/stm32f0xx_gpio.h \ + ../system/include/cmsis/stm32f0xx.h ../system/include/cmsis/core_cm0.h \ + ../system/include/cmsis/core_cmInstr.h \ + ../system/include/cmsis/cmsis_gcc.h \ + ../system/include/cmsis/core_cmFunc.h \ + ../system/include/cmsis/system_stm32f0xx.h ../include/stm32f0xx_conf.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_adc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_can.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_cec.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_crc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_crs.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_comp.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dac.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dbgmcu.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dma.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_exti.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_flash.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_syscfg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_i2c.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_iwdg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_pwr.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_rcc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_rtc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_spi.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_tim.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_usart.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_wwdg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_misc.h + +../system/include/stm32f0-stdperiph/stm32f0xx_gpio.h: + +../system/include/cmsis/stm32f0xx.h: + +../system/include/cmsis/core_cm0.h: + +../system/include/cmsis/core_cmInstr.h: + +../system/include/cmsis/cmsis_gcc.h: + +../system/include/cmsis/core_cmFunc.h: + +../system/include/cmsis/system_stm32f0xx.h: + +../include/stm32f0xx_conf.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_adc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_can.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_cec.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_crc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_crs.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_comp.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dac.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dbgmcu.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dma.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_exti.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_flash.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_syscfg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_i2c.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_iwdg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_pwr.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_rcc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_rtc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_spi.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_tim.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_usart.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_wwdg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_misc.h: diff --git a/Release/system/src/stm32f0-stdperiph/stm32f0xx_gpio.o b/Release/system/src/stm32f0-stdperiph/stm32f0xx_gpio.o new file mode 100644 index 0000000..3accf16 Binary files /dev/null and b/Release/system/src/stm32f0-stdperiph/stm32f0xx_gpio.o differ diff --git a/Release/system/src/stm32f0-stdperiph/stm32f0xx_rcc.d b/Release/system/src/stm32f0-stdperiph/stm32f0xx_rcc.d new file mode 100644 index 0000000..b6493c9 --- /dev/null +++ b/Release/system/src/stm32f0-stdperiph/stm32f0xx_rcc.d @@ -0,0 +1,90 @@ +system/src/stm32f0-stdperiph/stm32f0xx_rcc.o: \ + ../system/src/stm32f0-stdperiph/stm32f0xx_rcc.c \ + ../system/include/stm32f0-stdperiph/stm32f0xx_rcc.h \ + ../system/include/cmsis/stm32f0xx.h ../system/include/cmsis/core_cm0.h \ + ../system/include/cmsis/core_cmInstr.h \ + ../system/include/cmsis/cmsis_gcc.h \ + ../system/include/cmsis/core_cmFunc.h \ + ../system/include/cmsis/system_stm32f0xx.h ../include/stm32f0xx_conf.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_adc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_can.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_cec.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_crc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_crs.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_comp.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dac.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dbgmcu.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_dma.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_exti.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_flash.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_gpio.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_syscfg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_i2c.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_iwdg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_pwr.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_rtc.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_spi.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_tim.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_usart.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_wwdg.h \ + ../system/include/stm32f0-stdperiph/stm32f0xx_misc.h + +../system/include/stm32f0-stdperiph/stm32f0xx_rcc.h: + +../system/include/cmsis/stm32f0xx.h: + +../system/include/cmsis/core_cm0.h: + +../system/include/cmsis/core_cmInstr.h: + +../system/include/cmsis/cmsis_gcc.h: + +../system/include/cmsis/core_cmFunc.h: + +../system/include/cmsis/system_stm32f0xx.h: + +../include/stm32f0xx_conf.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_adc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_can.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_cec.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_crc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_crs.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_comp.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dac.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dbgmcu.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_dma.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_exti.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_flash.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_gpio.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_syscfg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_i2c.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_iwdg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_pwr.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_rtc.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_spi.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_tim.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_usart.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_wwdg.h: + +../system/include/stm32f0-stdperiph/stm32f0xx_misc.h: diff --git a/Release/system/src/stm32f0-stdperiph/stm32f0xx_rcc.o b/Release/system/src/stm32f0-stdperiph/stm32f0xx_rcc.o new file mode 100644 index 0000000..5d09ed5 Binary files /dev/null and b/Release/system/src/stm32f0-stdperiph/stm32f0xx_rcc.o differ diff --git a/Release/system/src/stm32f0-stdperiph/subdir.mk b/Release/system/src/stm32f0-stdperiph/subdir.mk new file mode 100644 index 0000000..3fe6a68 --- /dev/null +++ b/Release/system/src/stm32f0-stdperiph/subdir.mk @@ -0,0 +1,27 @@ +################################################################################ +# Automatically-generated file. Do not edit! +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +C_SRCS += \ +../system/src/stm32f0-stdperiph/stm32f0xx_gpio.c \ +../system/src/stm32f0-stdperiph/stm32f0xx_rcc.c + +OBJS += \ +./system/src/stm32f0-stdperiph/stm32f0xx_gpio.o \ +./system/src/stm32f0-stdperiph/stm32f0xx_rcc.o + +C_DEPS += \ +./system/src/stm32f0-stdperiph/stm32f0xx_gpio.d \ +./system/src/stm32f0-stdperiph/stm32f0xx_rcc.d + + +# Each subdirectory must supply rules for building sources it contributes +system/src/stm32f0-stdperiph/%.o: ../system/src/stm32f0-stdperiph/%.c system/src/stm32f0-stdperiph/subdir.mk + @echo 'Building file: $<' + @echo 'Invoking: GNU ARM Cross C Compiler' + arm-none-eabi-gcc -mcpu=cortex-m0 -mthumb -Os -fmessage-length=0 -fsigned-char -ffunction-sections -fdata-sections -ffreestanding -Wall -Wextra -g -DNDEBUG -DSTM32F030 -DUSE_STDPERIPH_DRIVER -DHSE_VALUE=8000000 -I"../include" -I"../system/include" -I"../system/include/cmsis" -I"../system/include/stm32f0-stdperiph" -std=gnu11 -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" -c -o "$@" "$<" + @echo 'Finished building: $<' + @echo ' ' + + diff --git a/include/24aaxx.h b/include/24aaxx.h new file mode 100644 index 0000000..8e10880 --- /dev/null +++ b/include/24aaxx.h @@ -0,0 +1,23 @@ +/* + * mcp24aaxx.h + * + * Created on: Oct 8, 2017 + * Author: pascal.spring + */ + +#ifndef _24AAXX_H_ +#define _24AAXX_H_ + +#define _24AAXX 0x50 + +#include "i2c.h" +#include "delay.h" + +extern struct i2c_struct_type i2c; + +void _24aa02_write(I2C_TypeDef * I2Cx, uint8_t addr, uint32_t data, uint8_t word); +uint32_t _24aa02_read(I2C_TypeDef * I2Cx, uint8_t addr, uint8_t word); +void _24aa32_write(I2C_TypeDef * I2Cx, uint16_t addr, uint32_t data, uint8_t word); +uint32_t _24aa32_read(I2C_TypeDef * I2Cx, uint16_t addr, uint8_t word); + +#endif /* _24AAXX_H_ */ diff --git a/include/BlinkLed.h b/include/BlinkLed.h new file mode 100644 index 0000000..2189efe --- /dev/null +++ b/include/BlinkLed.h @@ -0,0 +1,92 @@ +/* + * This file is part of the ??OS++ distribution. + * (https://github.com/micro-os-plus) + * Copyright (c) 2014 Liviu Ionescu. + * + * Permission is hereby granted, free of charge, to any person + * obtaining a copy of this software and associated documentation + * files (the "Software"), to deal in the Software without + * restriction, including without limitation the rights to use, + * copy, modify, merge, publish, distribute, sublicense, and/or + * sell copies of the Software, and to permit persons to whom + * the Software is furnished to do so, subject to the following + * conditions: + * + * The above copyright notice and this permission notice shall be + * included in all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR + * OTHER DEALINGS IN THE SOFTWARE. + */ + +#ifndef BLINKLED_H_ +#define BLINKLED_H_ + +#include "stm32f0xx.h" + +// ----- LED definitions ------------------------------------------------------ + +// Adjust these definitions for your own board. + +// STM32F0DISCOVERY definitions (GREEN led, C9, active high) +// (SEGGER J-Link device name: STM32F051R8). + +// Port numbers: 0=A, 1=B, 2=C, 3=D, 4=E, 5=F, 6=G, ... +#define BLINK_PORT_NUMBER (2) +#define BLINK_PIN_NUMBER (9) +#define BLINK_ACTIVE_LOW (0) + +#define BLINK_GPIOx(_N) ((GPIO_TypeDef *)(GPIOA_BASE + (GPIOB_BASE-GPIOA_BASE)*(_N))) +#define BLINK_PIN_MASK(_N) (1 << (_N)) +#define BLINK_RCC_MASKx(_N) (RCC_AHBPeriph_GPIOA << (_N)) +// ---------------------------------------------------------------------------- + +extern +void +blink_led_init(void); + +// ---------------------------------------------------------------------------- + +inline void +blink_led_on(void); + +inline void +blink_led_off(void); + +// ---------------------------------------------------------------------------- + +inline void +__attribute__((always_inline)) +blink_led_on(void) +{ +#if (BLINK_ACTIVE_LOW) + GPIO_ResetBits(BLINK_GPIOx(BLINK_PORT_NUMBER), + BLINK_PIN_MASK(BLINK_PIN_NUMBER)); +#else + GPIO_SetBits(BLINK_GPIOx(BLINK_PORT_NUMBER), + BLINK_PIN_MASK(BLINK_PIN_NUMBER)); +#endif +} + +inline void +__attribute__((always_inline)) +blink_led_off(void) +{ +#if (BLINK_ACTIVE_LOW) + GPIO_SetBits(BLINK_GPIOx(BLINK_PORT_NUMBER), + BLINK_PIN_MASK(BLINK_PIN_NUMBER)); +#else + GPIO_ResetBits(BLINK_GPIOx(BLINK_PORT_NUMBER), + BLINK_PIN_MASK(BLINK_PIN_NUMBER)); +#endif +} + +// ---------------------------------------------------------------------------- + +#endif // BLINKLED_H_ diff --git a/include/Timer.h b/include/Timer.h new file mode 100644 index 0000000..57a817a --- /dev/null +++ b/include/Timer.h @@ -0,0 +1,49 @@ +/* + * This file is part of the ??OS++ distribution. + * (https://github.com/micro-os-plus) + * Copyright (c) 2014 Liviu Ionescu. + * + * Permission is hereby granted, free of charge, to any person + * obtaining a copy of this software and associated documentation + * files (the "Software"), to deal in the Software without + * restriction, including without limitation the rights to use, + * copy, modify, merge, publish, distribute, sublicense, and/or + * sell copies of the Software, and to permit persons to whom + * the Software is furnished to do so, subject to the following + * conditions: + * + * The above copyright notice and this permission notice shall be + * included in all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR + * OTHER DEALINGS IN THE SOFTWARE. + */ + +#ifndef TIMER_H_ +#define TIMER_H_ + +#include "cmsis_device.h" + +// ---------------------------------------------------------------------------- + +#define TIMER_FREQUENCY_HZ (1000u) + +typedef uint32_t timer_ticks_t; + +extern volatile timer_ticks_t timer_delayCount; + +extern void +timer_start (void); + +extern void +timer_sleep (timer_ticks_t ticks); + +// ---------------------------------------------------------------------------- + +#endif // TIMER_H_ diff --git a/include/delay.h b/include/delay.h new file mode 100644 index 0000000..d922845 --- /dev/null +++ b/include/delay.h @@ -0,0 +1,28 @@ +#ifndef DELAY_H +#define DELAY_H + +#include +#include + +#define TIMER_FREQUENCY_HZ (1000u) + +typedef uint32_t timer_ticks_t; + +extern volatile timer_ticks_t timer_delayCount; + +extern void +delay_init (void); + +extern void +timer_sleep (timer_ticks_t ticks); + +extern void +delay_ms(timer_ticks_t ticks); + +extern void +delay_us(timer_ticks_t ticks); +/* +extern void +delay_us(timer_ticks_t ticks); +*/ +#endif diff --git a/include/font_Arial.h b/include/font_Arial.h new file mode 100644 index 0000000..7e1bb75 --- /dev/null +++ b/include/font_Arial.h @@ -0,0 +1,31 @@ +#ifndef _font_Arial_ +#define _font_Arial_ + +//#include "ILI9341_t3.h" +#include "font_typedef.h" + + +extern const ILI9341_t3_font_t Arial_8; +extern const ILI9341_t3_font_t Arial_9; +extern const ILI9341_t3_font_t Arial_10; +extern const ILI9341_t3_font_t Arial_11; +extern const ILI9341_t3_font_t Arial_12; +extern const ILI9341_t3_font_t Arial_13; +extern const ILI9341_t3_font_t Arial_14; +extern const ILI9341_t3_font_t Arial_16; +extern const ILI9341_t3_font_t Arial_18; +extern const ILI9341_t3_font_t Arial_20; +extern const ILI9341_t3_font_t Arial_24; +extern const ILI9341_t3_font_t Arial_28; +extern const ILI9341_t3_font_t Arial_32; +extern const ILI9341_t3_font_t Arial_36; +extern const ILI9341_t3_font_t Arial_37; +extern const ILI9341_t3_font_t Arial_38; +extern const ILI9341_t3_font_t Arial_40; +extern const ILI9341_t3_font_t Arial_48; +extern const ILI9341_t3_font_t Arial_60; +extern const ILI9341_t3_font_t Arial_72; +extern const ILI9341_t3_font_t Arial_96; + + +#endif diff --git a/include/font_typedef.h b/include/font_typedef.h new file mode 100644 index 0000000..289e716 --- /dev/null +++ b/include/font_typedef.h @@ -0,0 +1,24 @@ +#ifndef INC_FONT_TYPEDEF_H_ +#define INC_FONT_TYPEDEF_H_ + +typedef struct { + const unsigned char *index; + const unsigned char *unicode; + const unsigned char *data; + unsigned char version; + unsigned char reserved; + unsigned char index1_first; + unsigned char index1_last; + unsigned char index2_first; + unsigned char index2_last; + unsigned char bits_index; + unsigned char bits_width; + unsigned char bits_height; + unsigned char bits_xoffset; + unsigned char bits_yoffset; + unsigned char bits_delta; + unsigned char line_space; + unsigned char cap_height; +} ILI9341_t3_font_t; + +#endif /* INC_FONT_TYPEDEF_H_ */ diff --git a/include/glcdfont.h b/include/glcdfont.h new file mode 100644 index 0000000..767728e --- /dev/null +++ b/include/glcdfont.h @@ -0,0 +1,9 @@ +#ifndef _ILI9341_t3_font_5x7_ +#define _ILI9341_t3_font_5x7_ + +#include "font_typedef.h" + +const unsigned char glcdfont[1276]; +const ILI9341_t3_font_t Font5x7; + +#endif /* INC_GLCDFONT_H_ */ diff --git a/include/i2c.h b/include/i2c.h new file mode 100644 index 0000000..5fd6b05 --- /dev/null +++ b/include/i2c.h @@ -0,0 +1,65 @@ +/* + * i2c.h + * + * Created on: Sep 30, 2017 + * Author: pascal.spring + */ + +#ifndef I2C_H_ +#define I2C_H_ + +#ifndef __STM32F10X_I2C_H +#include +#endif + +#define READ 1 +#define WRITE 0 +#define I2C_SPEED 100000UL +#define I2C__SLAVE_SUPPORT + +struct i2c_struct_type +{ + volatile uint8_t rx_buf[16]; + volatile uint8_t tx_buf[16]; + volatile uint8_t rx_idx; + volatile uint8_t tx_idx; + volatile uint8_t state; + volatile uint8_t device; + volatile uint8_t buf_cnt; +}; + + +typedef enum +{ + I2C_IDLE = 0, + I2C_SENDING_START = 1, + I2C_SENDING_ADDRESS = 2, + I2C_SENDING_DATA = 3, + I2C_RECEIVING_DATA = 4, + I2C_SENDING_RESTART = 5, + I2C_ERROR = 6, +#ifdef I2C__SLAVE_SUPPORT + I2C_SL_TX, + I2C_SL_RX, +#endif +} +i2c_state_t; + +void i2c_init(I2C_TypeDef * I2Cx); +uint8_t i2c_status(uint8_t stat); +void i2c_start(I2C_TypeDef * I2Cx); +void i2c_restart(void); +void i2c_stop(I2C_TypeDef * I2Cx); +void i2c_reset(I2C_TypeDef * I2Cx); +void i2c_autoend(I2C_TypeDef * I2Cx, uint8_t autoend); +void i2c_set_nbytes(I2C_TypeDef * I2Cx, uint8_t nbytes); +uint8_t i2c_read_nack(void); +//uint8_t i2c_read_ack(void); +uint8_t i2c_read_ack(I2C_TypeDef * I2Cx, uint8_t * data, uint8_t count, uint8_t device); +void i2c_write_addr(I2C_TypeDef * I2Cx, uint8_t addr, uint8_t dir); +uint8_t i2c_write(I2C_TypeDef * I2Cx, uint8_t * data, uint8_t count, uint8_t device ); +//void i2c_write(uint8_t data); + + + +#endif /* I2C_H_ */ diff --git a/include/ili9341.h b/include/ili9341.h new file mode 100644 index 0000000..97781f7 --- /dev/null +++ b/include/ili9341.h @@ -0,0 +1,112 @@ +#ifndef __ILI9341_H +#define __ILI9341_H + +#include +#include +#include +#include +#include +#include +#include +#include + +#define ILI9341_TFTWIDTH 320UL +#define ILI9341_TFTHEIGHT 240UL + +#define CS ((uint32_t)0x10) +#define RST ((uint32_t)0x8) +#define DC ((uint32_t)0x4) + + +#define VIRIDIAN 0x440D +#define EMERALD 0x54CA +#define GREEN 0x6586 +#define DARKGREEN 0x0320 +#define GREENYELLOW 0xDFE1 +#define FAINTGREEN 0x32C6 +#define LIME 0x27E1 + +#define ULTRAPURPLE 0x381F +#define DARKPURPLE 0x981F +#define NPURPLE 0x89D2 +#define PURPLE 0xD01F +#define LILAS 0xF81B +#define RED 0xF804 + +#define BLACK 0x0000 +#define NAVY 0x000F +//#define DARKGREEN 0x03E0 +#define DARKCYAN 0x03EF +#define MAROON 0x7800 +//#define PURPLE 0x780F +#define OLIVE 0x7BE0 +#define LIGHTGREY 0xC618 +#define DARKGREY 0x7BEF +#define BLUE 0x001F +//#define GREEN 0x07E0 +#define CYAN 0x07FF +//#define RED 0xF800 +#define MAGENTA 0xF81F +#define YELLOW 0xFFE0 +#define MARINE 0x041F +#define NBLUE 0x41DF +#define WHITE 0xFFFF +#define ORANGE 0xFD20 +#define DARKORANGE 0xFAE0 +//#define GREENYELLOW 0xAFE5 +#define PINK 0xF81F +#define LIGHTBLUE 0x031F +#define GOLD 0xFE80 +#define NGOLD 0xFD88 + +#define AMPERE 0xF802 +#define VOLT 0xFD80 +#define WATT 0x36A0 +#define OHM 0x3117 + + +volatile uint8_t ili9341_buf; + +int16_t _originx, _originy; +int16_t _displayclipx1, _displayclipy1, _displayclipx2, _displayclipy2; +int16_t _clipx1, _clipy1, _clipx2, _clipy2; +uint8_t _invisible; +uint8_t _standard; + +int16_t width(void); +int16_t height(void); + +void ili9341_updatedisplayclip(); +void ili9341_setorigin(void); +//void getOrigin(int16_t *x, int16_t *y); +void ili9341_setcliprect(); +void ili9341_hard_init(void); +void ili9341_hard_reset(void); +void ili9341_spi_init(void); +void ili9341_spi_send(SPI_TypeDef * SPIx, uint16_t spi_data); +void ili9341_writecommand8(uint8_t com); +void ili9341_writedata8(uint8_t data); +void ili9341_writedata16(uint16_t data); +void ili9341_setaddress(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2); +void ili9341_init(void); +void ili9341_pushcolor(uint16_t color); +void ili9341_clear(uint16_t color); +void ili9341_drawpixel(int16_t x3,int16_t y3,uint16_t color1); +void ili9341_drawvline(uint16_t x,uint16_t y,uint16_t h,uint16_t color); +void ili9341_drawhline(int16_t x,int16_t y,uint16_t w,uint16_t color); +void ili9341_drawline(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color); +void ili9341_drawcirclehelper(int16_t x0, int16_t y0, int16_t r,uint8_t cornername, uint16_t color); +void ili9341_fillcirclehelper(int16_t x0, int16_t y0, int16_t r,uint8_t cornername, int16_t delta,uint16_t color); +void ili9341_drawrect(uint16_t x, uint16_t y, uint16_t w, uint16_t h,uint16_t color); +void ili9341_fillrect(uint16_t x,uint16_t y,uint16_t w,uint16_t h,uint16_t color); +void ili9341_drawroundrect(int16_t x, int16_t y, int16_t w, int16_t h,int16_t r, uint16_t color); +void ili9341_fillroundrect(int16_t x, int16_t y, int16_t w, int16_t h,int16_t r, uint16_t color); +void ili9341_drawhollowcircle(uint16_t X, uint16_t Y, uint16_t radius, uint16_t color); +void ili9341_drawfilledcircle(uint16_t X, uint16_t Y, uint16_t radius, uint16_t color); +void ili9341_drawtriangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint16_t color); +void ili9341_filltriangle(int16_t x0, int16_t y0,int16_t x1, int16_t y1,int16_t x2, int16_t y2, uint16_t color); +void ili9341_fillrecthgradient(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color1, uint16_t color2); +void ili9341_fillrectvgradient(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color1, uint16_t color2); +void ili9341_setrotation(uint8_t x); + +#endif diff --git a/include/ili9341gfx.h b/include/ili9341gfx.h new file mode 100644 index 0000000..dc638fe --- /dev/null +++ b/include/ili9341gfx.h @@ -0,0 +1,29 @@ +#ifndef ILI9341GFX_H +#define ILI9341GFX_H +#endif + +#include +#include +#include +#include +#include +#include +#include +#include "font_typedef.h" + + +void ili9341_setfont(const ILI9341_t3_font_t f); +void ili9341_setcursor(uint16_t x,uint16_t y); +void ili9341_settextcolor(uint16_t x,uint16_t y); +void ili9341_settextsize(uint8_t s); +void ili9341_drawcharbits(int16_t x, int16_t y, char c,uint16_t fgcolor, uint16_t bgcolor, uint8_t size_x,uint8_t size_y); +void ili9341_drawfontbits(uint8_t opaque, uint32_t bits, uint32_t numbits, int32_t x, int32_t y, uint32_t repeat); +void ili9341_drawfontchar(unsigned char c); +void ili9341_drawchar(char c); +void backuplocationvset(void); +void backuplocationvactual(void); +void backuplocationiset(void); +void backuplocationiactual(void); +void ili9341_out(char *strn); +//void display_init(void); + diff --git a/include/stm32f0xx_conf.h b/include/stm32f0xx_conf.h new file mode 100644 index 0000000..35dcdd7 --- /dev/null +++ b/include/stm32f0xx_conf.h @@ -0,0 +1,83 @@ +/** + ****************************************************************************** + * @file Project/STM32F0xx_StdPeriph_Templates/stm32f0xx_conf.h + * @author MCD Application Team + * @version V1.3.1 + * @date 17-January-2014 + * @brief Library configuration file. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F0XX_CONF_H +#define __STM32F0XX_CONF_H + +/* Includes ------------------------------------------------------------------*/ +/* Comment the line below to disable peripheral header file inclusion */ +#include "stm32f0xx_adc.h" +#include "stm32f0xx_can.h" +#include "stm32f0xx_cec.h" +#include "stm32f0xx_crc.h" +#include "stm32f0xx_crs.h" +#include "stm32f0xx_comp.h" +#include "stm32f0xx_dac.h" +#include "stm32f0xx_dbgmcu.h" +#include "stm32f0xx_dma.h" +#include "stm32f0xx_exti.h" +#include "stm32f0xx_flash.h" +#include "stm32f0xx_gpio.h" +#include "stm32f0xx_syscfg.h" +#include "stm32f0xx_i2c.h" +#include "stm32f0xx_iwdg.h" +#include "stm32f0xx_pwr.h" +#include "stm32f0xx_rcc.h" +#include "stm32f0xx_rtc.h" +#include "stm32f0xx_spi.h" +#include "stm32f0xx_tim.h" +#include "stm32f0xx_usart.h" +#include "stm32f0xx_wwdg.h" +#include "stm32f0xx_misc.h" /* High level functions for NVIC and SysTick (add-on to CMSIS functions) */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/* Uncomment the line below to expanse the "assert_param" macro in the + Standard Peripheral Library drivers code */ +/* #define USE_FULL_ASSERT 1 */ + +/* Exported macro ------------------------------------------------------------*/ +#ifdef USE_FULL_ASSERT + +/** + * @brief The assert_param macro is used for function's parameters check. + * @param expr: If expr is false, it calls assert_failed function which reports + * the name of the source file and the source line number of the call + * that failed. If expr is true, it returns no value. + * @retval None + */ + #define assert_param(expr) ((expr) ? (void)0 : assert_failed((uint8_t *)__FILE__, __LINE__)) +/* Exported functions ------------------------------------------------------- */ + void assert_failed(uint8_t* file, uint32_t line); +#else + #define assert_param(expr) ((void)0) +#endif /* USE_FULL_ASSERT */ + +#endif /* __STM32F0XX_CONF_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/ldscripts/libs.ld b/ldscripts/libs.ld new file mode 100644 index 0000000..70fea89 --- /dev/null +++ b/ldscripts/libs.ld @@ -0,0 +1,8 @@ + +/* + * Placeholder to list other libraries required by the application. + +GROUP( +) + + */ diff --git a/ldscripts/mem.ld b/ldscripts/mem.ld new file mode 100644 index 0000000..74a3e9a --- /dev/null +++ b/ldscripts/mem.ld @@ -0,0 +1,59 @@ +/* + * This file is part of the ??OS++ distribution. + * (https://github.com/micro-os-plus) + * Copyright (c) 2014 Liviu Ionescu. + * + * Permission is hereby granted, free of charge, to any person + * obtaining a copy of this software and associated documentation + * files (the "Software"), to deal in the Software without + * restriction, including without limitation the rights to use, + * copy, modify, merge, publish, distribute, sublicense, and/or + * sell copies of the Software, and to permit persons to whom + * the Software is furnished to do so, subject to the following + * conditions: + * + * The above copyright notice and this permission notice shall be + * included in all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR + * OTHER DEALINGS IN THE SOFTWARE. + */ + +/* + * Memory Spaces Definitions. + * + * Need modifying for a specific board. + * FLASH.ORIGIN: starting address of flash + * FLASH.LENGTH: length of flash + * RAM.ORIGIN: starting address of RAM bank 0 + * RAM.LENGTH: length of RAM bank 0 + * + * The values below can be addressed in further linker scripts + * using functions like 'ORIGIN(RAM)' or 'LENGTH(RAM)'. + */ + +MEMORY +{ + RAM (xrw) : ORIGIN = 0x20000000, LENGTH = 8K + CCMRAM (xrw) : ORIGIN = 0x00000000, LENGTH = 0 + FLASH (rx) : ORIGIN = 0x08000000, LENGTH = 64K + FLASHB1 (rx) : ORIGIN = 0x00000000, LENGTH = 0 + EXTMEMB0 (rx) : ORIGIN = 0x00000000, LENGTH = 0 + EXTMEMB1 (rx) : ORIGIN = 0x00000000, LENGTH = 0 + EXTMEMB2 (rx) : ORIGIN = 0x00000000, LENGTH = 0 + EXTMEMB3 (rx) : ORIGIN = 0x00000000, LENGTH = 0 + MEMORY_ARRAY (xrw) : ORIGIN = 0x00000000, LENGTH = 0 +} + +/* + * For external ram use something like: + + RAM (xrw) : ORIGIN = 0x68000000, LENGTH = 8K + + */ diff --git a/ldscripts/sections.ld b/ldscripts/sections.ld new file mode 100644 index 0000000..a6432cb --- /dev/null +++ b/ldscripts/sections.ld @@ -0,0 +1,473 @@ +/* + * This file is part of the ??OS++ distribution. + * (https://github.com/micro-os-plus) + * Copyright (c) 2014 Liviu Ionescu. + * + * Permission is hereby granted, free of charge, to any person + * obtaining a copy of this software and associated documentation + * files (the "Software"), to deal in the Software without + * restriction, including without limitation the rights to use, + * copy, modify, merge, publish, distribute, sublicense, and/or + * sell copies of the Software, and to permit persons to whom + * the Software is furnished to do so, subject to the following + * conditions: + * + * The above copyright notice and this permission notice shall be + * included in all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR + * OTHER DEALINGS IN THE SOFTWARE. + */ + +/* + * Default linker script for Cortex-M (it includes specifics for + * STM32F[34]xx). + * + * To make use of the multi-region initialisations, define + * OS_INCLUDE_STARTUP_INIT_MULTIPLE_RAM_SECTIONS for the _startup.c file. + */ + +/* + * The '__stack' definition is required by crt0, do not remove it. + */ +__stack = ORIGIN(RAM) + LENGTH(RAM); + +_estack = __stack; /* STM specific definition */ + +/* + * Default stack sizes. + * These are used by the startup in order to allocate stacks + * for the different modes. + */ + +__Main_Stack_Size = 1024 ; + +PROVIDE ( _Main_Stack_Size = __Main_Stack_Size ) ; + +__Main_Stack_Limit = __stack - __Main_Stack_Size ; + +/* "PROVIDE" allows to easily override these values from an + * object file or the command line. */ +PROVIDE ( _Main_Stack_Limit = __Main_Stack_Limit ) ; + +/* + * There will be a link error if there is not this amount of + * RAM free at the end. + */ +_Minimum_Stack_Size = 256 ; + +/* + * Default heap definitions. + * The heap start immediately after the last statically allocated + * .sbss/.noinit section, and extends up to the main stack limit. + */ +PROVIDE ( _Heap_Begin = _end_noinit ) ; +PROVIDE ( _Heap_Limit = __stack - __Main_Stack_Size ) ; + +/* + * The entry point is informative, for debuggers and simulators, + * since the Cortex-M vector points to it anyway. + */ +ENTRY(_start) + + +/* Sections Definitions */ + +SECTIONS +{ + /* + * For Cortex-M devices, the beginning of the startup code is stored in + * the .isr_vector section, which goes to FLASH. + */ + .isr_vector : ALIGN(4) + { + FILL(0xFF) + + __vectors_start = ABSOLUTE(.) ; + __vectors_start__ = ABSOLUTE(.) ; /* STM specific definition */ + KEEP(*(.isr_vector)) /* Interrupt vectors */ + + KEEP(*(.cfmconfig)) /* Freescale configuration words */ + + /* + * This section is here for convenience, to store the + * startup code at the beginning of the flash area, hoping that + * this will increase the readability of the listing. + */ + *(.after_vectors .after_vectors.*) /* Startup code and ISR */ + + } >FLASH + + .inits : ALIGN(4) + { + /* + * Memory regions initialisation arrays. + * + * Thee are two kinds of arrays for each RAM region, one for + * data and one for bss. Each is iterrated at startup and the + * region initialisation is performed. + * + * The data array includes: + * - from (LOADADDR()) + * - region_begin (ADDR()) + * - region_end (ADDR()+SIZEOF()) + * + * The bss array includes: + * - region_begin (ADDR()) + * - region_end (ADDR()+SIZEOF()) + * + * WARNING: It is mandatory that the regions are word aligned, + * since the initialisation code works only on words. + */ + + __data_regions_array_start = .; + + LONG(LOADADDR(.data)); + LONG(ADDR(.data)); + LONG(ADDR(.data)+SIZEOF(.data)); + + LONG(LOADADDR(.data_CCMRAM)); + LONG(ADDR(.data_CCMRAM)); + LONG(ADDR(.data_CCMRAM)+SIZEOF(.data_CCMRAM)); + + __data_regions_array_end = .; + + __bss_regions_array_start = .; + + LONG(ADDR(.bss)); + LONG(ADDR(.bss)+SIZEOF(.bss)); + + LONG(ADDR(.bss_CCMRAM)); + LONG(ADDR(.bss_CCMRAM)+SIZEOF(.bss_CCMRAM)); + + __bss_regions_array_end = .; + + /* End of memory regions initialisation arrays. */ + + /* + * These are the old initialisation sections, intended to contain + * naked code, with the prologue/epilogue added by crti.o/crtn.o + * when linking with startup files. The standalone startup code + * currently does not run these, better use the init arrays below. + */ + KEEP(*(.init)) + KEEP(*(.fini)) + + . = ALIGN(4); + + /* + * The preinit code, i.e. an array of pointers to initialisation + * functions to be performed before constructors. + */ + PROVIDE_HIDDEN (__preinit_array_start = .); + + /* + * Used to run the SystemInit() before anything else. + */ + KEEP(*(.preinit_array_sysinit .preinit_array_sysinit.*)) + + /* + * Used for other platform inits. + */ + KEEP(*(.preinit_array_platform .preinit_array_platform.*)) + + /* + * The application inits. If you need to enforce some order in + * execution, create new sections, as before. + */ + KEEP(*(.preinit_array .preinit_array.*)) + + PROVIDE_HIDDEN (__preinit_array_end = .); + + . = ALIGN(4); + + /* + * The init code, i.e. an array of pointers to static constructors. + */ + PROVIDE_HIDDEN (__init_array_start = .); + KEEP(*(SORT(.init_array.*))) + KEEP(*(.init_array)) + PROVIDE_HIDDEN (__init_array_end = .); + + . = ALIGN(4); + + /* + * The fini code, i.e. an array of pointers to static destructors. + */ + PROVIDE_HIDDEN (__fini_array_start = .); + KEEP(*(SORT(.fini_array.*))) + KEEP(*(.fini_array)) + PROVIDE_HIDDEN (__fini_array_end = .); + + } >FLASH + + /* + * For some STRx devices, the beginning of the startup code + * is stored in the .flashtext section, which goes to FLASH. + */ + .flashtext : ALIGN(4) + { + *(.flashtext .flashtext.*) /* Startup code */ + } >FLASH + + + /* + * The program code is stored in the .text section, + * which goes to FLASH. + */ + .text : ALIGN(4) + { + *(.text .text.*) /* all remaining code */ + + /* read-only data (constants) */ + *(.rodata .rodata.* .constdata .constdata.*) + + *(vtable) /* C++ virtual tables */ + + KEEP(*(.eh_frame*)) + + /* + * Stub sections generated by the linker, to glue together + * ARM and Thumb code. .glue_7 is used for ARM code calling + * Thumb code, and .glue_7t is used for Thumb code calling + * ARM code. Apparently always generated by the linker, for some + * architectures, so better leave them here. + */ + *(.glue_7) + *(.glue_7t) + + } >FLASH + + /* ARM magic sections */ + .ARM.extab : ALIGN(4) + { + *(.ARM.extab* .gnu.linkonce.armextab.*) + } > FLASH + + . = ALIGN(4); + __exidx_start = .; + .ARM.exidx : ALIGN(4) + { + *(.ARM.exidx* .gnu.linkonce.armexidx.*) + } > FLASH + __exidx_end = .; + + . = ALIGN(4); + _etext = .; + __etext = .; + + /* MEMORY_ARRAY */ + /* + .ROarraySection : + { + *(.ROarraySection .ROarraySection.*) + } >MEMORY_ARRAY + */ + + /* + * The secondary initialised data section. + */ + .data_CCMRAM : ALIGN(4) + { + FILL(0xFF) + *(.data.CCMRAM .data.CCMRAM.*) + . = ALIGN(4) ; + } > CCMRAM AT>FLASH + + /* + * This address is used by the startup code to + * initialise the .data section. + */ + _sidata = LOADADDR(.data); + + /* + * The initialised data section. + * + * The program executes knowing that the data is in the RAM + * but the loader puts the initial values in the FLASH (inidata). + * It is one task of the startup to copy the initial values from + * FLASH to RAM. + */ + .data : ALIGN(4) + { + FILL(0xFF) + /* This is used by the startup code to initialise the .data section */ + _sdata = . ; /* STM specific definition */ + __data_start__ = . ; + *(.data_begin .data_begin.*) + + *(.data .data.*) + + *(.data_end .data_end.*) + . = ALIGN(4); + + /* This is used by the startup code to initialise the .data section */ + _edata = . ; /* STM specific definition */ + __data_end__ = . ; + + } >RAM AT>FLASH + + /* + * The uninitialised data sections. NOLOAD is used to avoid + * the "section `.bss' type changed to PROGBITS" warning + */ + + /* The secondary uninitialised data section. */ + .bss_CCMRAM (NOLOAD) : ALIGN(4) + { + *(.bss.CCMRAM .bss.CCMRAM.*) + } > CCMRAM + + /* The primary uninitialised data section. */ + .bss (NOLOAD) : ALIGN(4) + { + __bss_start__ = .; /* standard newlib definition */ + _sbss = .; /* STM specific definition */ + *(.bss_begin .bss_begin.*) + + *(.bss .bss.*) + *(COMMON) + + *(.bss_end .bss_end.*) + . = ALIGN(4); + __bss_end__ = .; /* standard newlib definition */ + _ebss = . ; /* STM specific definition */ + } >RAM + + .noinit_CCMRAM (NOLOAD) : ALIGN(4) + { + *(.noinit.CCMRAM .noinit.CCMRAM.*) + } > CCMRAM + + .noinit (NOLOAD) : ALIGN(4) + { + _noinit = .; + + *(.noinit .noinit.*) + + . = ALIGN(4) ; + _end_noinit = .; + } > RAM + + /* Mandatory to be word aligned, _sbrk assumes this */ + PROVIDE ( end = _end_noinit ); /* was _ebss */ + PROVIDE ( _end = _end_noinit ); + PROVIDE ( __end = _end_noinit ); + PROVIDE ( __end__ = _end_noinit ); + + /* + * Used for validation only, do not allocate anything here! + * + * This is just to check that there is enough RAM left for the Main + * stack. It should generate an error if it's full. + */ + ._check_stack : ALIGN(4) + { + . = . + _Minimum_Stack_Size ; + } >RAM + + /* + * The FLASH Bank1. + * The C or assembly source must explicitly place the code + * or data there using the "section" attribute. + */ + .b1text : ALIGN(4) + { + *(.b1text) /* remaining code */ + *(.b1rodata) /* read-only data (constants) */ + *(.b1rodata.*) + } >FLASHB1 + + /* + * The EXTMEM. + * The C or assembly source must explicitly place the code or data there + * using the "section" attribute. + */ + + /* EXTMEM Bank0 */ + .eb0text : ALIGN(4) + { + *(.eb0text) /* remaining code */ + *(.eb0rodata) /* read-only data (constants) */ + *(.eb0rodata.*) + } >EXTMEMB0 + + /* EXTMEM Bank1 */ + .eb1text : ALIGN(4) + { + *(.eb1text) /* remaining code */ + *(.eb1rodata) /* read-only data (constants) */ + *(.eb1rodata.*) + } >EXTMEMB1 + + /* EXTMEM Bank2 */ + .eb2text : ALIGN(4) + { + *(.eb2text) /* remaining code */ + *(.eb2rodata) /* read-only data (constants) */ + *(.eb2rodata.*) + } >EXTMEMB2 + + /* EXTMEM Bank0 */ + .eb3text : ALIGN(4) + { + *(.eb3text) /* remaining code */ + *(.eb3rodata) /* read-only data (constants) */ + *(.eb3rodata.*) + } >EXTMEMB3 + + + /* After that there are only debugging sections. */ + + /* This can remove the debugging information from the standard libraries */ + /* + DISCARD : + { + libc.a ( * ) + libm.a ( * ) + libgcc.a ( * ) + } + */ + + /* Stabs debugging sections. */ + .stab 0 : { *(.stab) } + .stabstr 0 : { *(.stabstr) } + .stab.excl 0 : { *(.stab.excl) } + .stab.exclstr 0 : { *(.stab.exclstr) } + .stab.index 0 : { *(.stab.index) } + .stab.indexstr 0 : { *(.stab.indexstr) } + .comment 0 : { *(.comment) } + /* + * DWARF debug sections. + * Symbols in the DWARF debugging sections are relative to the beginning + * of the section so we begin them at 0. + */ + /* DWARF 1 */ + .debug 0 : { *(.debug) } + .line 0 : { *(.line) } + /* GNU DWARF 1 extensions */ + .debug_srcinfo 0 : { *(.debug_srcinfo) } + .debug_sfnames 0 : { *(.debug_sfnames) } + /* DWARF 1.1 and DWARF 2 */ + .debug_aranges 0 : { *(.debug_aranges) } + .debug_pubnames 0 : { *(.debug_pubnames) } + /* DWARF 2 */ + .debug_info 0 : { *(.debug_info .gnu.linkonce.wi.*) } + .debug_abbrev 0 : { *(.debug_abbrev) } + .debug_line 0 : { *(.debug_line) } + .debug_frame 0 : { *(.debug_frame) } + .debug_str 0 : { *(.debug_str) } + .debug_loc 0 : { *(.debug_loc) } + .debug_macinfo 0 : { *(.debug_macinfo) } + /* SGI/MIPS DWARF 2 extensions */ + .debug_weaknames 0 : { *(.debug_weaknames) } + .debug_funcnames 0 : { *(.debug_funcnames) } + .debug_typenames 0 : { *(.debug_typenames) } + .debug_varnames 0 : { *(.debug_varnames) } +} diff --git a/src/.main.c.swo b/src/.main.c.swo new file mode 100644 index 0000000..ec1263b Binary files /dev/null and b/src/.main.c.swo differ diff --git a/src/24aaxx.c b/src/24aaxx.c new file mode 100644 index 0000000..ad82449 --- /dev/null +++ b/src/24aaxx.c @@ -0,0 +1,320 @@ +/* + * mcp24aaxx.c + * + * Created on: Oct 8, 2017 + * Author: pascal.spring + */ + +#include "i2c.h" +#include "24aaxx.h" + + +uint8_t wordlength(uint8_t wl) +{ + if(wl & 0x4) // dword + { + wl=4; + } + else if(wl & 0x2) + { + wl=2; // word + } + else if(wl & 0x1) + { + wl=1; + } + else + { + wl=1; + } + return wl; +} + +uint32_t mask(uint8_t wl) +{ + uint32_t mask=0; + + switch(wl) + { + case 4: + mask=0xff000000; + break; + case 2: + mask=0xff00; + break; + case 1: + mask=0xff; + break; + } + + return mask; +} + +uint8_t shift(uint8_t wl) +{ + uint8_t shift=0; + + switch(wl) + { + case 4: + shift=24; + break; + case 2: + shift=8; + break; + case 1: + shift=0; + break; + } + + return shift; +} + +/* suitable for all EEPROMs 24AA01 to 24AA16; 24AA04 no A0, 24AA08 no A0 & A1, 24AA16 no A0,A1 & A2, pages are addressed by I2C address */ + +void _24aa02_write(I2C_TypeDef * I2Cx, uint8_t addr, uint32_t data, uint8_t word) { // attention: internal write cycle is 6ms, otherwise NACK is sent + + uint32_t msk; + uint16_t cycle; + uint8_t shft; + uint8_t wl; + + wl=wordlength(word); + msk=mask(wl); + shft=shift(wl); + + if(i2c.state==I2C_IDLE && i2c.device==0) + { + i2c_autoend(I2Cx,1); + i2c_set_nbytes(I2Cx,1+wl); + i2c_write_addr(I2Cx,_24AAXX,0); + i2c.device=_24AAXX; + i2c.rx_idx=0; + i2c.tx_idx=1+wl; + i2c.buf_cnt=0; + i2c.tx_buf[0]=((uint8_t)(addr & 0xff)); + for(uint8_t i=0;i>shft)); + msk=msk>>8; + shft-=8; + } + I2Cx->CR1 |= I2C_CR1_TXIE | I2C_CR1_TCIE; + i2c_start(I2Cx); + + cycle=(uint16_t)(SystemCoreClock/(100000/i2c.tx_idx)); + + while(cycle--) + { + asm("NOP"); + } + (void)I2Cx->ICR; + + } + + if(i2c.state==I2C_SENDING_DATA && i2c.device==_24AAXX) + { + i2c.state=0; + i2c.device=0; + I2Cx->ICR=0; + + } +} + +uint32_t _24aa02_read(I2C_TypeDef * I2Cx, uint8_t addr, uint8_t word) { + + uint32_t tmp=0; + uint16_t cycle; + uint8_t shft; + uint8_t wl; + + wl=wordlength(word); + shft=shift(wl); + + if(i2c.state==I2C_IDLE && i2c.device==0) + { + + i2c_autoend(I2Cx,0); + i2c_set_nbytes(I2Cx,1); + i2c_write_addr(I2Cx,_24AAXX,0); + i2c.device=_24AAXX; + i2c.rx_idx=0; + i2c.tx_idx=1; + i2c.buf_cnt=0; + i2c.tx_buf[0]=addr & 0xff; + I2Cx->CR1 |= I2C_CR1_TXIE | I2C_CR1_TCIE; + i2c_start(I2Cx); + } + + cycle=(uint16_t)(SystemCoreClock/(100000/i2c.tx_idx)); + + while(cycle--) + { + asm("NOP"); + } + (void)I2Cx->ICR; + + + if(i2c.state==I2C_SENDING_DATA && i2c.device==_24AAXX) + { + i2c.state=0; + I2Cx->ICR=0; + + i2c_autoend(I2Cx,0); + i2c_set_nbytes(I2Cx,wl); + i2c_write_addr(I2Cx,_24AAXX,READ); + i2c.rx_idx=wl; + i2c.tx_idx=0; + i2c.buf_cnt=0; + I2Cx->CR1 |= I2C_CR1_RXIE; + i2c_start(I2Cx); + + cycle=(uint16_t)(SystemCoreClock/(100000/i2c.rx_idx)); + + while(cycle--) + { + asm("NOP"); + } + (void)I2Cx->ICR; + + + } + if(i2c.state==I2C_RECEIVING_DATA && i2c.device==_24AAXX) + { + for(uint8_t i=0;i>8)); + i2c.tx_buf[1]=((uint8_t)(addr & 0xff)); + for(uint8_t i=0;i>shft)); + msk=msk>>8; + shft-=8; + } + I2Cx->CR1 |= I2C_CR1_TXIE | I2C_CR1_TCIE; + i2c_start(I2Cx); + + cycle=(uint16_t)(SystemCoreClock/(100000/i2c.tx_idx)); + + while(cycle--) + { + asm("NOP"); + } + (void)I2Cx->ICR; + + } + + if(i2c.state==I2C_SENDING_DATA && i2c.device==_24AAXX) + { + i2c.state=0; + i2c.device=0; + I2Cx->ICR=0; + + } +} + +uint32_t _24aa32_read(I2C_TypeDef * I2Cx, uint16_t addr, uint8_t word) { + + uint32_t tmp=0; + uint16_t cycle; + uint8_t shft; + uint8_t wl; + + wl=wordlength(word); + shft=shift(wl); + + if(i2c.state==I2C_IDLE && i2c.device==0) + { + + i2c_autoend(I2Cx,0); + i2c_set_nbytes(I2Cx,2); + i2c_write_addr(I2Cx,_24AAXX,0); + i2c.device=_24AAXX; + i2c.rx_idx=0; + i2c.tx_idx=2; + i2c.buf_cnt=0; + i2c.tx_buf[0]=(addr & 0xff00)>>8; + i2c.tx_buf[1]=addr & 0xff; + I2Cx->CR1 |= I2C_CR1_TXIE | I2C_CR1_TCIE; + i2c_start(I2Cx); + } + + cycle=(uint16_t)(SystemCoreClock/(100000/i2c.tx_idx)); + + while(cycle--) + { + asm("NOP"); + } + (void)I2Cx->ICR; + + + if(i2c.state==I2C_SENDING_DATA && i2c.device==_24AAXX) + { + i2c.state=0; + I2Cx->ICR=0; + + i2c_autoend(I2Cx,0); + i2c_set_nbytes(I2Cx,wl); + i2c_write_addr(I2Cx,_24AAXX,READ); + i2c.rx_idx=wl; + i2c.tx_idx=0; + i2c.buf_cnt=0; + I2Cx->CR1 |= I2C_CR1_RXIE; + i2c_start(I2Cx); + + cycle=(uint16_t)(SystemCoreClock/(100000/i2c.rx_idx)); + + while(cycle--) + { + asm("NOP"); + } + (void)I2Cx->ICR; + + + } + if(i2c.state==I2C_RECEIVING_DATA && i2c.device==_24AAXX) + { + for(uint8_t i=0;i +#include "diag/Trace.h" + +// ---------------------------------------------------------------------------- + +// When using retargetted configurations, the standard write() system call, +// after a long way inside newlib, finally calls this implementation function. + +// Based on the file descriptor, it can send arrays of characters to +// different physical devices. + +// Currently only the output and error file descriptors are tested, +// and the characters are forwarded to the trace device, mainly +// for demonstration purposes. Adjust it for your specific needs. + +// For freestanding applications this file is not used and can be safely +// ignored. + +ssize_t +_write (int fd, const char* buf, size_t nbyte); + +ssize_t +_write (int fd __attribute__((unused)), const char* buf __attribute__((unused)), + size_t nbyte __attribute__((unused))) +{ +#if defined(TRACE) + // STDOUT and STDERR are routed to the trace device + if (fd == 1 || fd == 2) + { + return trace_write (buf, nbyte); + } +#endif // TRACE + + errno = ENOSYS; + return -1; +} + +// ---------------------------------------------------------------------------- + +#endif // !defined(OS_USE_SEMIHOSTING) && !(__STDC_HOSTED__ == 0) diff --git a/src/delay.c b/src/delay.c new file mode 100644 index 0000000..7158b6f --- /dev/null +++ b/src/delay.c @@ -0,0 +1,93 @@ + +#include "delay.h" + +void +timer_tick (void); + +volatile timer_ticks_t timer_delayCount; +volatile uint32_t ticks; +volatile uint32_t us_ticks; + +void +delay_init (void) +{ + // Use SysTick as reference for the delay loops. + SysTick_Config (SystemCoreClock / TIMER_FREQUENCY_HZ); +} + +void +timer_sleep (timer_ticks_t ticks) +{ + timer_delayCount = ticks; + + // Busy wait until the SysTick decrements the counter to zero. + while (timer_delayCount != 0u) + ; +} + +void +timer_tick (void) +{ + // Decrement to zero the counter used by the delay routine. + if (timer_delayCount != 0u) + { + --timer_delayCount; + } +} + +inline uint32_t millis (void) +{ + return ticks; +} + +uint32_t micros(void) +{ + + us_ticks = ticks*1000 + 1000 - SysTick->VAL/(SystemCoreClock/1000000); + + // = Millis*1000+(SystemCoreClock/1000-SysTick->VAL)/72; +return us_ticks; + +} + +void delay_ms (uint32_t t) +{ + //t*=1000; + uint32_t start, end; + start = millis(); + end = start + t; + if (start < end) { + while ((millis() >= start) && (millis() < end)) { + // do nothing + } + } else { + while ((millis() >= start) || (millis() < end)) { + // do nothing + }; + } +} + + +/* +void delay_ms(timer_ticks_t ticks) +{ + timer_delayCount = ticks; + + while (timer_delayCount != 0); +} +*/ +/* +void delay_us(timer_ticks_t ticks) +{ + timer_delayCount = ticks; + + while (timer_delayCount != 0); +} +*/ +// ----- SysTick_Handler() ---------------------------------------------------- + +extern void SysTick_Handler (void) +{ + timer_tick (); + ticks++; +} diff --git a/src/font_Arial.c b/src/font_Arial.c new file mode 100644 index 0000000..3b4eac5 --- /dev/null +++ b/src/font_Arial.c @@ -0,0 +1,16903 @@ +#include "font_Arial.h" + +static const unsigned char Arial_8_data[] = { +0x00,0x00,0x18,0x03,0x00,0x16,0x44,0x06,0x62,0xA4, +0xD0,0x0B,0x00,0x34,0x15,0xF8,0x53,0xF1,0x40,0x0B, +0x27,0xB1,0xCA,0xA8,0x74,0x15,0x53,0x84,0x13,0x00, +0x51,0x89,0x12,0x83,0x40,0x16,0x81,0x48,0x8C,0x0D, +0x00,0x38,0xC8,0x48,0x61,0x44,0x68,0x8E,0x80,0x02, +0x62,0x94,0xC0,0x07,0x47,0x20,0x96,0x42,0x10,0x07, +0x47,0x22,0x16,0x12,0x40,0x06,0x82,0x21,0x39,0x28, +0x0A,0xA0,0xB4,0x11,0xF8,0x20,0x02,0x6F,0x1C,0xC0, +0x06,0x21,0x23,0x80,0x02,0x28,0x1A,0x07,0x00,0x1C, +0x1A,0x51,0x00,0x0B,0x00,0x31,0xD9,0x13,0x80,0x07, +0x00,0x30,0x9A,0xD9,0x0B,0x00,0x31,0xC8,0xC0,0x42, +0x10,0x87,0xC0,0x0B,0x00,0x31,0xC8,0x82,0x34,0x05, +0x13,0x80,0x0B,0x00,0x30,0x43,0x42,0x92,0x7E,0x04, +0x0B,0x00,0x31,0xE4,0x20,0xF4,0x05,0x13,0x80,0x0B, +0x00,0x31,0xC8,0xA0,0xF4,0xC4,0xE0,0x0B,0x00,0x33, +0xF0,0x28,0x24,0xA0,0x0B,0x00,0x31,0xD1,0x13,0xA6, +0x27,0x00,0x0B,0x00,0x31,0xD3,0x13,0xC1,0x44,0xE0, +0x02,0xC0,0x1B,0x44,0x03,0x07,0x1B,0x49,0x80,0x0A, +0xA0,0xB0,0x27,0x20,0x70,0x20,0x0A,0x61,0x33,0xE0, +0x3E,0x0A,0xA0,0xB2,0x07,0x02,0x72,0x00,0x0B,0x00, +0x31,0xC8,0x82,0x14,0x10,0x01,0x00,0x15,0x47,0x58, +0x7C,0x30,0x44,0xD5,0x26,0xC5,0x12,0xA6,0x93,0x61, +0x01,0x1F,0xC0,0x0F,0x00,0x40,0x44,0x94,0x22,0x3E, +0x88,0x20,0x0D,0x00,0x3B,0xE8,0x85,0xFC,0xC2,0xF8, +0x0D,0x00,0x38,0xE2,0x35,0x01,0x11,0xC0,0x0D,0x00, +0x3B,0xC4,0x55,0x0A,0x27,0x80,0x0B,0x00,0x33,0xF1, +0x07,0xE6,0x0F,0x80,0x0B,0x00,0x33,0xF1,0x07,0xAA, +0x00,0x0F,0x00,0x40,0xE1,0x12,0x0A,0x02,0x3A,0x09, +0x10,0xE0,0x0D,0x00,0x3C,0xC2,0xFE,0xA1,0x03,0x00, +0x16,0xD0,0x09,0x00,0x2D,0x8C,0x49,0x80,0x0D,0x00, +0x3A,0x14,0x49,0x16,0x34,0x88,0x90,0x80,0x0B,0x00, +0x36,0xC1,0xF0,0x0F,0x00,0x42,0x0C,0x63,0x9A,0xB1, +0x24,0x0D,0x00,0x3A,0x16,0x31,0x4C,0x4A,0x8D,0x08, +0x0F,0x00,0x40,0xE1,0x15,0x41,0x22,0x1C,0x0B,0x00, +0x33,0xD3,0x17,0xA6,0x00,0x0F,0x00,0x40,0xE1,0x14, +0xC1,0x4D,0x22,0x1F,0x0D,0x00,0x3B,0xE8,0x85,0xF2, +0x48,0x89,0x08,0x0D,0x00,0x39,0xE4,0x28,0x0C,0x06, +0x02,0x84,0xF0,0x0B,0x00,0x33,0xFA,0x40,0x0D,0x00, +0x3E,0xC2,0x78,0x0F,0x00,0x44,0x41,0x84,0x50,0x52, +0x04,0x00,0x17,0x18,0x52,0x10,0xA2,0x8C,0x25,0x28, +0x51,0x50,0x41,0x00,0x0D,0x00,0x3A,0x18,0x4A,0x0C, +0x84,0x90,0x80,0x0F,0x00,0x42,0x0C,0x22,0x14,0xA1, +0x00,0x0D,0x00,0x39,0xF0,0x50,0x24,0x10,0x41,0xF8, +0x05,0x47,0x1B,0xD9,0x30,0x07,0x00,0x1C,0x4A,0x50, +0x40,0x05,0x47,0x1B,0xD4,0xB0,0x0A,0x82,0x28,0x90, +0xA4,0x40,0x0C,0x27,0x33,0xF0,0x04,0x43,0x22,0x20, +0x0A,0xC0,0x31,0xC8,0x9E,0x8A,0x6E,0x80,0x0B,0x00, +0x34,0x41,0x66,0x62,0x2C,0xAC,0x0A,0xC0,0x31,0xC8, +0xC4,0x11,0x38,0x0B,0x00,0x34,0x04,0xD4,0xE2,0x29, +0x9A,0x0A,0xC0,0x31,0xC8,0xBE,0x82,0x27,0x00,0x07, +0x00,0x20,0x93,0xDA,0x0B,0x07,0x31,0xA9,0xC4,0x53, +0x34,0x17,0x80,0x0B,0x00,0x34,0x41,0x66,0x6A,0x20, +0x03,0x00,0x12,0x64,0x05,0x5F,0x11,0x1A,0xA0,0x09, +0x00,0x2C,0x42,0x54,0xC7,0x29,0x20,0x03,0x00,0x16, +0xD0,0x0E,0xC0,0x42,0xF3,0x4D,0x49,0x0A,0xC0,0x33, +0xD7,0x10,0x0A,0xC0,0x31,0xD5,0x13,0x80,0x0B,0x07, +0x32,0xCC,0xC4,0x59,0x5A,0x20,0x0B,0x07,0x31,0xA9, +0xC4,0x53,0x36,0x02,0x06,0xC0,0x22,0xB5,0x40,0x0A, +0xC0,0x31,0xC8,0x98,0x12,0x27,0x00,0x07,0x18,0x1C, +0x27,0xA4,0x60,0x0A,0xC0,0x35,0x45,0x33,0x40,0x0A, +0xC0,0x34,0x46,0x15,0x04,0x12,0xC0,0x52,0x22,0x94, +0xC2,0xAA,0x08,0x80,0x0A,0xC0,0x32,0x25,0x41,0x0A, +0x44,0x0B,0x07,0x34,0x46,0x15,0x24,0x20,0x0A,0xC0, +0x33,0xE1,0x41,0x08,0x7C,0x07,0x47,0x20,0xCA,0x4A, +0x42,0x03,0x47,0x16,0xE6,0x07,0x4F,0x22,0x4A,0x1A, +0x48,0x0A,0x42,0x33,0xAB,0x00,}; +/* font data size: 656 bytes */ + +static const unsigned char Arial_8_index[] = { +0x00,0x00,0x30,0x1C, +0x0B,0x04,0xC1,0xC0,0x9C,0x31,0x0D,0x43,0xB1,0x04, +0x46,0x13,0x05,0x01,0x50,0x57,0x17,0x46,0x31,0xA0, +0x71,0x1E,0x88,0x22,0x2C,0x93,0x26,0x8A,0x22,0xA8, +0xAE,0x2C,0xCB,0xA2,0xFC,0xC6,0x33,0xCD,0xF3,0xA0, +0xF0,0x3E,0x10,0x04,0x21,0x0F,0x46,0x92,0x04,0x91, +0x2A,0x4D,0x13,0x95,0x05,0x4A,0x54,0x95,0x95,0x89, +0x6B,0x5D,0x57,0xA5,0xFD,0x88,0x65,0x19,0xD6,0x95, +0xAE,0x6C,0xDB,0x96,0xF9,0xC4,0x72,0x1C,0xC7,0x51, +0xDC,0x78,0xDE,0xB7,0xCD,0xF8,0x80,0x60,0x88,0x32, +0x11,0x86,0x61,0xD8,0x8E,0x28,0x8B,0xA3,0x68,0xFA, +0x43,0x92,0xE5,0x19,0x5E,0x5D,0x99,0xA6,0xD9,0xD2, +0x7B,0xA0,0x68,0x5A,0x2C, +}; +/* font index size: 119 bytes */ + +const ILI9341_t3_font_t Arial_8 = { + Arial_8_index, + 0, + Arial_8_data, + 1, + 0, + 32, + 126, + 0, + 0, + 10, + 4, + 4, + 2, + 4, + 4, + 11, + 8 +}; + + + +static const unsigned char Arial_9_data[] = { +0x00,0x00,0x08,0x03,0x44,0x07,0xB4,0x40,0x06,0x64, +0xEB,0x34,0x11,0x40,0x0F,0x02,0x42,0x27,0xFC,0x12, +0x3F,0xE5,0x20,0x0B,0x67,0xEE,0x72,0xB1,0x47,0x07, +0x16,0x2A,0x70,0x80,0x15,0x44,0x18,0x61,0x22,0x48, +0x4A,0x06,0x40,0x13,0x02,0x98,0x12,0x44,0x30,0x11, +0x44,0x12,0x30,0x94,0x81,0x81,0x81,0x24,0x8A,0x46, +0x1C,0xC0,0x02,0x64,0xE5,0x30,0x07,0xA7,0xA8,0x30, +0xB6,0x42,0x10,0x07,0xA3,0xA8,0x90,0xB4,0xC2,0x40, +0x0A,0x80,0xCA,0x23,0xE2,0x14,0x0E,0xE4,0x31,0x22, +0x1F,0xE4,0x40,0x02,0x6B,0xC9,0x30,0x06,0x20,0x68, +0xE0,0x02,0x24,0x08,0x80,0x09,0x40,0x09,0x03,0x25, +0x29,0x10,0x0D,0x40,0x0E,0x7B,0x61,0x42,0x78,0x07, +0x44,0x0E,0x26,0xBA,0x40,0x0D,0x40,0x0E,0x79,0x0C, +0x82,0x08,0x20,0x82,0x0F,0xC0,0x0D,0x40,0x0E,0x79, +0x0C,0x02,0x3A,0x41,0x42,0x78,0x0D,0x40,0x0E,0x0A, +0x06,0x82,0xA1,0x27,0xF0,0x10,0x0D,0x40,0x0E,0x7E, +0x10,0x40,0xF9,0x0C,0x02,0x84,0xF0,0x0D,0x40,0x0E, +0x79,0x0C,0x40,0xB9,0x8C,0xC2,0x78,0x0D,0x40,0x0E, +0xFE,0x02,0x81,0x20,0x89,0x40,0x0D,0x40,0x0E,0x7A, +0x61,0x3D,0x50,0x9E,0x0D,0x40,0x0E,0x7A,0x61,0x46, +0x76,0x01,0x44,0x70,0x02,0xE4,0x08,0xD9,0x03,0x27, +0xC8,0xDA,0x60,0x0C,0xE4,0x30,0x04,0x31,0x84,0x06, +0x03,0x01,0x0E,0x80,0x70,0xFF,0x00,0x1F,0xC0,0x0C, +0xE4,0x30,0x80,0xC0,0x60,0x21,0x8C,0x20,0x0B,0x44, +0x0E,0x74,0x44,0x10,0x84,0x84,0x00,0x40,0x19,0xA3, +0xBA,0x0F,0x81,0x82,0x10,0x08,0x9D,0x29,0x19,0x50, +0x4A,0x84,0x54,0x24,0xA3,0x24,0xEE,0x10,0x04,0x40, +0xC1,0xF8,0x13,0x40,0x12,0x08,0x48,0xA2,0x08,0x87, +0xF1,0x05,0x10,0x10,0x0F,0x44,0x12,0xFD,0x30,0x5F, +0xAA,0x0B,0xF0,0x0F,0x44,0x12,0x38,0x44,0x83,0x50, +0x10,0x48,0x87,0x00,0x0F,0x44,0x12,0xF8,0x85,0x90, +0x50,0x9F,0x00,0x0F,0x44,0x12,0xFF,0x30,0x1F,0xEA, +0x03,0xF8,0x0D,0x44,0x10,0xFE,0x60,0x7D,0x70,0x00, +0x11,0x44,0x14,0x3C,0x21,0x20,0x62,0x01,0x1F,0x10, +0x24,0x21,0xE0,0x0F,0x44,0x13,0x50,0x5F,0xEE,0x08, +0x03,0x44,0x07,0xB9,0x80,0x0B,0x40,0x0D,0xA1,0x88, +0x9C,0x11,0x44,0x12,0x81,0x41,0x21,0x11,0x09,0x05, +0x83,0x21,0x08,0x82,0x40,0x80,0x0D,0x44,0x0F,0xB0, +0x44,0x0F,0xC0,0x13,0x44,0x16,0x80,0xC6,0x0E,0x28, +0xB3,0x29,0x88,0x88,0x0F,0x44,0x12,0x82,0xC3,0x14, +0x62,0x4C,0x45,0x43,0x41,0x11,0x44,0x14,0x3C,0x21, +0x64,0x09,0x08,0x78,0x0F,0x44,0x12,0xFD,0x50,0x5F, +0xAA,0x00,0x11,0x47,0xF4,0x3C,0x21,0x5C,0x0A,0x34, +0x84,0x3D,0x0F,0x44,0x12,0xFD,0x50,0x5F,0x91,0x22, +0x12,0x08,0x0F,0x44,0x12,0x7D,0x10,0x50,0x0E,0x01, +0x80,0x62,0x09,0xF0,0x0F,0x40,0x0E,0xFF,0xA2,0x20, +0x40,0x0F,0x44,0x13,0xB0,0x50,0x48,0x87,0x00,0x13, +0x40,0x13,0x10,0x18,0x41,0x41,0x12,0x05,0x10,0x10, +0x1B,0x40,0x1A,0x82,0x0A,0x14,0x32,0x8A,0x29,0x28, +0xA4,0x08,0x20,0x0F,0x40,0x0E,0x83,0x08,0x85,0x20, +0x40,0xA4,0x22,0x41,0x0F,0x44,0x12,0x83,0x08,0xA0, +0xA5,0x88,0x0F,0x40,0x0E,0x7E,0x05,0x01,0x20,0x44, +0x10,0x20,0x7F,0x05,0xA7,0xA8,0xF6,0xA9,0x80,0x09, +0x40,0x09,0x11,0x29,0x25,0x02,0x05,0xA7,0xA8,0xF5, +0xA5,0x80,0x0A,0xA0,0x8A,0x24,0xA9,0x10,0x0E,0x23, +0xAE,0xFE,0x04,0x45,0x08,0x88,0x0A,0xE4,0x0E,0x72, +0x20,0x9E,0x8A,0x66,0x80,0x0B,0x44,0x0F,0x30,0x59, +0x9A,0x8B,0xC0,0x0A,0xE4,0x0E,0x72,0x33,0x04,0x4E, +0x0B,0x44,0x0F,0x21,0x35,0x39,0x8A,0x66,0x80,0x0A, +0xE4,0x0E,0x74,0x45,0xF4,0x11,0x38,0x09,0x40,0x06, +0x38,0x47,0x62,0x00,0x0B,0x47,0xAE,0x6A,0x73,0x14, +0xCD,0x05,0x13,0x80,0x0B,0x44,0x0F,0x30,0x59,0x9B, +0x88,0x03,0x44,0x06,0xC3,0x60,0x07,0xBF,0xA6,0x30, +0x34,0xC1,0x60,0x0B,0x44,0x0F,0x30,0x45,0x25,0x1C, +0x89,0x22,0x03,0x44,0x07,0xB9,0x80,0x12,0xE4,0x16, +0xB3,0x33,0x37,0x11,0x0A,0xE4,0x0E,0xB3,0x37,0x10, +0x0A,0xE4,0x0E,0x75,0xC4,0xE0,0x0B,0x47,0xAE,0xB3, +0x33,0x16,0x56,0x98,0x00,0x0B,0x47,0xAE,0x6A,0x73, +0x14,0xCD,0x90,0x80,0x06,0xE4,0x08,0xAD,0x70,0x0A, +0xE4,0x0E,0x72,0x28,0x1C,0x0A,0x27,0x00,0x07,0x20, +0x09,0x09,0xED,0x18,0x0A,0xE4,0x0F,0x91,0x3C,0x0A, +0xE0,0x0B,0x11,0x95,0x41,0x00,0x12,0xE0,0x13,0x11, +0x19,0x55,0x41,0x10,0x0A,0xE4,0x0E,0x8C,0x28,0x48, +0x52,0x20,0x0B,0x47,0xAF,0x11,0x95,0x51,0x18,0x0A, +0xE4,0x0E,0xFC,0x08,0x48,0x43,0xE0,0x07,0xA3,0xA8, +0x36,0x92,0xD0,0x80,0x03,0x87,0xC7,0xBB,0x80,0x07, +0xA7,0xA8,0x96,0x86,0xD2,0x00,0x0E,0x40,0x90,0x72, +0x9E,}; +/* font data size: 771 bytes */ + +static const unsigned char Arial_9_index[] = { +0x00,0x00,0x30,0x20,0x0C,0x05,0xC2,0x20,0xC4, +0x3E,0x10,0x84,0x91,0x40,0x56,0x17,0x46,0x11,0x94, +0x69,0x1C,0x07,0x71,0xF4,0x88,0x24,0x89,0xC2,0x9C, +0xB1,0x2E,0x8C,0x23,0x30,0xD0,0x35,0x4D,0xE3,0x94, +0xEE,0x3E,0x11,0x04,0x71,0x25,0x4C,0x13,0x95,0x09, +0x4A,0x55,0xD5,0xE5,0x8D,0x69,0x5E,0x17,0xF6,0x29, +0x95,0x67,0x9A,0x66,0xC1,0xBA,0x71,0x9C,0xD7,0x55, +0xE0,0x7B,0x5F,0x88,0x02,0x0B,0x84,0x61,0x88,0x7A, +0x24,0x8A,0x22,0xC8,0xD6,0x3D,0x91,0x24,0xD9,0x56, +0x5C,0x99,0xA6,0xD9,0xCA,0x79,0xA0,0xA8,0x7A,0x3A, +0x94,0xA6,0xAA,0x3A,0xB2,0xB1,0xAE,0xAC,0x0B,0x16, +0xCC,0xB5,0x2D,0xCB,0x8E,0xEB,0xBC,0xAF,0x7B,0xF8, +}; +/* font index size: 119 bytes */ + +const ILI9341_t3_font_t Arial_9 = { + Arial_9_index, + 0, + Arial_9_data, + 1, + 0, + 32, + 126, + 0, + 0, + 10, + 4, + 4, + 3, + 5, + 4, + 13, + 10 +}; + + +static const unsigned char Arial_10_data[] = { +0x00,0x00,0x08,0x05,0x44,0x09,0x9C,0x41,0x80,0x06, +0x84,0xCB,0x54,0x11,0x40,0x10,0x12,0x19,0x09,0x1F, +0xF0,0x48,0xFF,0x94,0x80,0x0D,0x87,0xF0,0x20,0xF2, +0xB8,0xA0,0xE0,0xB8,0x25,0x5B,0xE1,0x00,0x17,0x44, +0x18,0x61,0x09,0x11,0x12,0x40,0xC8,0x01,0x38,0x16, +0x82,0x44,0x26,0x84,0x38,0x11,0x44,0x12,0x38,0x84, +0xC3,0x41,0xC1,0xB0,0x8A,0x43,0x33,0x8F,0x60,0x02, +0x84,0xC7,0x50,0x07,0xA7,0xAA,0x30,0x9A,0xE3,0x42, +0x10,0x07,0xA7,0xAA,0x90,0x8E,0xC9,0xC2,0x40,0x08, +0x84,0xCA,0x47,0x91,0x40,0x0C,0xE4,0x31,0x26,0x3F, +0x93,0x00,0x04,0x67,0xC8,0xCA,0x08,0x20,0x6A,0xF0, +0x04,0x24,0x08,0xC0,0x09,0x40,0x08,0x1A,0x29,0x48, +0x80,0x0D,0x44,0x10,0x79,0x96,0x42,0xC8,0xF0,0x07, +0x48,0x10,0x26,0xFA,0x40,0x0F,0x40,0x10,0x3C,0x46, +0x42,0x02,0x06,0x0C,0x18,0x30,0x40,0xFE,0x0D,0x44, +0x10,0x79,0x92,0x30,0x43,0x81,0x81,0x42,0xCC,0xF0, +0x0F,0x40,0x11,0x01,0x82,0x86,0x84,0x88,0x98,0x9F, +0xE0,0x10,0x0D,0x44,0x10,0x7D,0x82,0x07,0xC8,0xE0, +0x14,0x2C,0xCF,0x00,0x0D,0x44,0x10,0x79,0x9C,0x40, +0xB9,0x9C,0x42,0xCC,0xF0,0x0D,0x44,0x10,0xFC,0x18, +0x60,0x83,0x20,0x88,0x60,0x80,0x0D,0x44,0x10,0x79, +0x9A,0x36,0x67,0x11,0xC4,0x28,0xCF,0x00,0x0D,0x44, +0x10,0x71,0x94,0x42,0x8C,0xE8,0x10,0x68,0x8E,0x00, +0x05,0x04,0x08,0xF0,0x60,0x05,0x47,0xC8,0xF0,0x65, +0x00,0x0C,0xE4,0x30,0x04,0x31,0x84,0x06,0x03,0x01, +0x0C,0x84,0x70,0xFE,0x00,0x7E,0x0C,0xE4,0x30,0x80, +0xC0,0x60,0x21,0x8C,0x20,0x0D,0x44,0x10,0x79,0x9A, +0x10,0x20,0x82,0x0C,0x10,0x00,0x60,0x19,0xA7,0xBC, +0x0F,0x81,0x83,0x18,0x0C,0x9D,0x29,0x99,0x48,0x4A, +0xC2,0x56,0x22,0x93,0x24,0xEE,0x10,0x04,0x60,0xC0, +0xFC,0x13,0x40,0x12,0x08,0x40,0xA0,0x6C,0x11,0x04, +0x63,0xF8,0x82,0x20,0xD8,0x10,0x11,0x44,0x12,0xFC, +0x43,0x20,0x90,0xCF,0xE4,0x14,0x41,0xA0,0x9F,0x80, +0x11,0x44,0x14,0x3E,0x31,0xB0,0x6A,0x01,0x82,0x63, +0x1F,0x00,0x11,0x44,0x14,0xFC,0x41,0x64,0x0A,0x09, +0xF8,0x11,0x44,0x12,0xFE,0x98,0x07,0xF5,0x40,0x3F, +0xC0,0x0F,0x44,0x12,0xFF,0x30,0x1F,0xAE,0x00,0x13, +0x44,0x16,0x3E,0x18,0x4C,0x1C,0x40,0x10,0xF4,0x05, +0x81,0x30,0xC7,0xC0,0x11,0x44,0x15,0x50,0x2F,0xFB, +0x81,0x05,0x44,0x09,0xBC,0xE0,0x0D,0x40,0x0F,0xA0, +0xB1,0x26,0x78,0x11,0x44,0x12,0x83,0x43,0x23,0x13, +0x0B,0x07,0xC3,0x31,0x08,0x86,0x41,0x80,0x0D,0x44, +0x11,0xB0,0x44,0x0F,0xC0,0x15,0x44,0x18,0xC0,0xDC, +0x3C,0x50,0xEB,0x2E,0x24,0xB4,0xE7,0x11,0x98,0x11, +0x44,0x15,0x18,0x2A,0x18,0x91,0x88,0x94,0x2C,0x41, +0x80,0x13,0x44,0x16,0x3E,0x18,0xCC,0x1D,0x40,0x58, +0x33,0x18,0x7C,0x11,0x44,0x12,0xFE,0x41,0x44,0x1A, +0x09,0xF9,0x50,0x00,0x13,0x47,0xF6,0x3E,0x18,0xCC, +0x1D,0x40,0x58,0xB3,0x38,0x7F,0x13,0x44,0x14,0xFE, +0x20,0xD1,0x02,0x41,0x9F,0xC4,0x21,0x0C,0x41,0x90, +0x30,0x11,0x44,0x12,0x7C,0x63,0x20,0x98,0x07,0x80, +0x70,0x0D,0x06,0xC2,0x3E,0x00,0x11,0x40,0x12,0xFF, +0xD0,0x88,0x08,0x11,0x44,0x15,0xB0,0x2C,0x32,0x10, +0xF0,0x13,0x40,0x12,0xC0,0x90,0x64,0x11,0x84,0x22, +0x0C,0x81,0x60,0x50,0x1C,0x03,0x00,0x1B,0x40,0x1A, +0xC3,0x09,0x1C,0x70,0x8A,0x23,0x24,0x85,0x16,0x82, +0x8A,0x0A,0x18,0x10,0x40,0x13,0x40,0x12,0x41,0x88, +0xC3,0x20,0x70,0x0C,0x07,0x01,0x60,0x88,0x61,0x30, +0x60,0x13,0x40,0x12,0xC1,0x98,0x42,0x30,0xD8,0x1C, +0x58,0x40,0x11,0x40,0x12,0x7F,0x01,0x81,0x80,0x80, +0x80,0xC0,0xC0,0xC0,0x40,0x7F,0x80,0x07,0xA7,0xA8, +0xFB,0x2A,0x38,0x09,0x40,0x09,0x11,0x29,0x44,0x10, +0x07,0xA3,0xA8,0xFA,0x68,0xB8,0x0A,0xA4,0xAE,0x21, +0xC5,0x24,0x88,0x10,0x23,0xB0,0xFF,0x04,0x45,0x0A, +0x88,0x0D,0x04,0x10,0x79,0x18,0x11,0xEC,0x62,0x37, +0xA0,0x0D,0x44,0x11,0x10,0x2E,0x67,0x50,0xB3,0x5C, +0x0D,0x04,0x0E,0x79,0x9D,0x40,0xCC,0xF0,0x0D,0x44, +0x11,0x00,0x9D,0x88,0xE2,0x14,0x6C,0xCE,0x80,0x0D, +0x04,0x10,0x79,0x9A,0x17,0xF1,0x03,0x13,0xC0,0x09, +0x40,0x08,0x32,0x3F,0x50,0x0F,0x63,0xB0,0x3A,0x66, +0x47,0x18,0x48,0x48,0xC7,0x40,0x48,0x8F,0x00,0x0D, +0x44,0x11,0x10,0x2E,0x67,0x90,0x80,0x03,0x44,0x06, +0x9B,0x40,0x07,0xBF,0xA6,0x21,0xA6,0x4B,0x80,0x0D, +0x44,0x0F,0x10,0x22,0x48,0xA1,0xC2,0xC4,0x88,0x91, +0x80,0x03,0x44,0x07,0xB9,0x80,0x15,0x04,0x18,0xBB, +0x99,0x9A,0x31,0xB8,0x84,0x0D,0x04,0x10,0xB9,0x9E, +0x42,0x0F,0x00,0x10,0x3C,0x66,0x43,0x18,0x48,0x4C, +0xC7,0x80,0x0D,0x67,0xB0,0xB9,0x9D,0x42,0xCD,0x74, +0xC0,0x0D,0x67,0xB0,0x75,0x9A,0x38,0x85,0x1B,0x33, +0xB2,0x08,0x09,0x04,0x0A,0xF6,0x64,0x00,0x0B,0x04, +0x0E,0x72,0x28,0x38,0x38,0x28,0xBC,0x09,0x40,0x29, +0x08,0xFC,0x41,0x80,0x0D,0x04,0x11,0x70,0xC4,0x67, +0x40,0x0F,0x00,0x0E,0xC7,0x08,0x8D,0xA0,0xA0,0xE0, +0x40,0x15,0x00,0x14,0x8C,0x59,0x9C,0x26,0x45,0x2A, +0x4C,0xC0,0x0F,0x00,0x0E,0x44,0x6C,0x28,0x10,0x38, +0x28,0x6C,0xC6,0x0F,0x63,0xAE,0xC7,0x08,0x8C,0xA0, +0xA0,0xE4,0x08,0x18,0x30,0x0F,0x00,0x0E,0x7C,0x04, +0x08,0x10,0x30,0x60,0x40,0xFE,0x09,0xA3,0xAA,0x3A, +0x23,0x30,0xD4,0x43,0x03,0xA7,0xA9,0xBC,0x80,0x09, +0xA3,0xAA,0xCB,0x20,0xD9,0x30,0x0E,0x44,0x70,0xE2, +0x9C,0x00,0x00,0x00, + +}; +/* font data size: 904 bytes */ + +static const unsigned char Arial_10_index[] = { +0x00,0x00,0x30,0x24,0x0D,0x06,0x42,0x60,0xDC,0x45, +0x12,0x45,0x11,0x64,0x5F,0x19,0x86,0xA1,0xB8,0x72, +0x1E,0x48,0x12,0x1C,0x94,0x28,0x0A,0xC2,0xE0,0xC3, +0x33,0x8D,0xA3,0x98,0xEB,0x3C,0x4F,0xA4,0x01,0x09, +0x45,0x52,0xD4,0xF1,0x4A,0x55,0x95,0xF5,0xA5,0x71, +0x60,0x18,0x76,0x31,0x93,0x68,0x9A,0x96,0xDD,0xC3, +0x73,0xDD,0xA7,0x99,0xF5,0x81,0x20,0xB8,0x4E,0x23, +0x8D,0x64,0x59,0x42,0x5F,0x99,0x66,0xC9,0xCA,0x79, +0x9F,0x68,0x1A,0x2E,0x94,0xA7,0x2A,0x7A,0xC6,0xB7, +0xB1,0x6C,0xDB,0x4A,0xD9,0xB9,0x6E,0xAB,0xCE,0xF9, +0xC1,0x30,0xDC,0x63,0x1E,0xC9,0xF2,0xEC,0xD7,0x3F, +0xD2,0xB5,0x5D,0x87,0x6C,0xDD,0x37,0x9E,0x03,0x85, +}; +/* font index size: 120 bytes */ + +const ILI9341_t3_font_t Arial_10 = { + Arial_10_index, + 0, + Arial_10_data, + 1, + 0, + 32, + 126, + 0, + 0, + 10, + 4, + 4, + 3, + 5, + 4, + 14, + 10 +}; + + + + +static const unsigned char Arial_11_data[] = { +0x00,0x00,0x08,0x03,0x68,0x0B,0xB8,0x88,0x06,0x84, +0xEB,0x54,0x11,0x60,0x11,0x22,0x4F,0xF9,0x24,0x7F, +0xCA,0x40,0x0F,0xA3,0xF0,0x10,0x3C,0x56,0x92,0x90, +0x50,0x38,0x14,0x12,0x92,0x54,0x38,0x10,0x17,0x64, +0x1A,0x60,0x91,0x22,0x22,0x48,0x19,0x34,0x04,0x98, +0x11,0x22,0x0C,0x13,0x64,0x14,0x38,0x4A,0x20,0x50, +0x38,0x22,0x24,0x86,0x21,0x47,0x98,0x02,0x84,0xE7, +0x50,0x07,0xC7,0xAA,0x30,0xB6,0x34,0x21,0x07,0xC7, +0xAA,0x90,0xB4,0xCA,0x40,0x0A,0xA0,0xCC,0x23,0xE2, +0x42,0x80,0x0E,0xE4,0x53,0x22,0x1F,0xE4,0x40,0x02, +0x6B,0xA9,0x30,0x08,0x20,0x6A,0xF0,0x02,0x28,0x08, +0x80,0x09,0x60,0x09,0x03,0x25,0x49,0x10,0x0D,0x64, +0x10,0x7B,0x61,0x88,0x4F,0x00,0x07,0x68,0x10,0x26, +0xBA,0x44,0x0D,0x64,0x10,0x7A,0x21,0x80,0x60,0x20, +0x82,0x08,0x3F,0x0D,0x64,0x10,0x7A,0x21,0x80,0x47, +0x40,0x31,0x09,0xE0,0x0F,0x60,0x10,0x04,0x0C,0x15, +0x04,0x88,0x90,0x9F,0xE4,0x10,0x0D,0x64,0x10,0x7E, +0x10,0x40,0xF9,0x0C,0x02,0x85,0x11,0xE0,0x0D,0x64, +0x10,0x7A,0x21,0x40,0xB9,0x8D,0x42,0x78,0x0D,0x64, +0x10,0xFC,0x0C,0x05,0x22,0x51,0x00,0x0D,0x64,0x10, +0x7A,0xA1,0x3D,0x50,0x9E,0x0D,0x64,0x10,0x7A,0xA1, +0x46,0x74,0x0C,0x42,0x78,0x03,0x04,0x08,0xE1,0x03, +0x47,0xA8,0xE2,0x60,0x0E,0xE4,0x52,0x02,0x1C,0x60, +0x80,0x60,0x1C,0x02,0x0E,0xA4,0x72,0xFF,0x20,0x1F, +0xC0,0x0E,0xE4,0x52,0x80,0x70,0x0C,0x02,0x0C,0x70, +0x80,0x0D,0x64,0x10,0x7A,0x21,0x02,0x08,0x24,0x90, +0x00,0x40,0x1D,0xC3,0xBE,0x07,0xC0,0x30,0x60,0x80, +0x22,0x1D,0x64,0xC6,0x51,0x04,0xC4,0x82,0x29,0x04, +0x91,0x19,0x13,0xDC,0x20,0x02,0x30,0x18,0x1F,0xC0, +0x13,0x60,0x12,0x08,0x48,0xA2,0x08,0x84,0x11,0xFC, +0x41,0x44,0x04,0x11,0x64,0x14,0xFE,0x98,0x14,0x13, +0xFA,0xA0,0x5F,0xC0,0x13,0x64,0x16,0x1E,0x18,0x44, +0x0D,0xC0,0x08,0x13,0x08,0x3C,0x13,0x64,0x16,0xFE, +0x20,0x5B,0x01,0x40,0x9F,0xC0,0x11,0x64,0x14,0xFF, +0xA8,0x07,0xFD,0x40,0x3F,0xC0,0x0F,0x64,0x12,0xFF, +0x50,0x1F,0xAE,0x00,0x13,0x64,0x16,0x3E,0x10,0x48, +0x0C,0x40,0x10,0xF9,0x80,0x90,0x43,0xE0,0x11,0x64, +0x15,0x70,0x2F,0xFB,0x81,0x03,0x64,0x07,0xBA,0x80, +0x0D,0x60,0x0F,0xA0,0x81,0x88,0x4F,0x00,0x13,0x64, +0x14,0x81,0x20,0x88,0x42,0x20,0x90,0x2A,0x0C,0x42, +0x10,0x82,0x20,0x48,0x08,0x0F,0x64,0x11,0xB0,0x26, +0x03,0xF8,0x13,0x64,0x16,0x80,0xC6,0x0E,0x68,0xB3, +0x29,0x88,0x88,0x11,0x64,0x14,0x81,0x60,0xC5,0x0C, +0x48,0xA2,0x62,0x15,0x06,0x81,0x15,0x64,0x18,0x1E, +0x0C,0x31,0x02,0xB8,0x04,0x81,0x18,0x60,0xF0,0x11, +0x64,0x14,0xFE,0xA8,0x17,0xF5,0xC0,0x00,0x15,0x67, +0xF8,0x1E,0x0C,0x31,0x02,0xB8,0x04,0x8D,0x18,0x60, +0xF2,0x13,0x64,0x16,0xFF,0x54,0x05,0xFE,0x42,0x22, +0x08,0x81,0x20,0x20,0x11,0x64,0x14,0x3C,0x21,0x20, +0x50,0x0F,0x00,0x74,0x00,0xA0,0x58,0x43,0xC0,0x13, +0x60,0x12,0xFF,0xE8,0x42,0x42,0x00,0x11,0x64,0x15, +0xB0,0x31,0x02,0x42,0x1E,0x00,0x13,0x60,0x13,0x10, +0x18,0x41,0x49,0x12,0x05,0x10,0x10,0x1F,0x60,0x1E, +0x81,0x02,0x82,0x83,0x08,0x50,0xA1,0x11,0x10,0x91, +0x24,0x14,0x14,0x81,0x01,0x00,0x13,0x60,0x12,0x80, +0x90,0x50,0x44,0x0A,0x01,0x80,0xA2,0x08,0x84,0x12, +0x02,0x13,0x60,0x12,0x80,0x90,0x50,0x44,0x0A,0x30, +0x20,0x11,0x60,0x10,0x7F,0x01,0x40,0x20,0x22,0x04, +0x20,0x80,0x80,0xFF,0x07,0xC7,0xA8,0xFB,0x2E,0x38, +0x09,0x60,0x09,0x11,0x29,0x45,0x02,0x07,0xC3,0xA8, +0xFA,0x6C,0xB8,0x0A,0xC0,0xAA,0x24,0xAA,0x22,0x10, +0x23,0xB0,0xFF,0x04,0x45,0x2A,0x88,0x0D,0x04,0x10, +0x79,0x08,0x11,0xE4,0x50,0xA3,0x3A,0x0D,0x64,0x11, +0x30,0x2E,0x63,0x50,0xB1,0x5C,0x0D,0x04,0x10,0x79, +0x0D,0x40,0x84,0xF0,0x0D,0x64,0x11,0x20,0x9D,0x47, +0x50,0xA3,0x3A,0x0D,0x04,0x10,0x7A,0x21,0x7F,0x10, +0x21,0x3C,0x09,0x60,0x08,0x38,0x47,0xEA,0x00,0x0D, +0x67,0xB0,0x75,0x1D,0x42,0x8C,0xE8,0x14,0x27,0x80, +0x0D,0x64,0x11,0x30,0x2E,0x63,0x90,0x80,0x03,0x64, +0x06,0xC3,0x68,0x07,0xDF,0xA6,0x30,0x34,0xC9,0x60, +0x0D,0x64,0x0F,0x30,0x21,0x44,0x91,0x43,0x48,0x89, +0x08,0x03,0x64,0x07,0xBA,0x80,0x17,0x04,0x1A,0xB9, +0xCC,0x63,0x90,0x84,0x0D,0x04,0x10,0xB9,0x8E,0x42, +0x0D,0x04,0x10,0x7B,0x21,0x3C,0x0D,0x67,0xB0,0xB9, +0x8D,0x42,0xC5,0x74,0xC0,0x0D,0x67,0xB0,0x75,0x1D, +0x42,0x8C,0xEC,0x82,0x09,0x04,0x0A,0xB6,0x64,0x00, +0x0D,0x04,0x10,0x79,0x0A,0x03,0x01,0x80,0xA1,0x3C, +0x09,0x40,0x29,0x08,0xFC,0x43,0x80,0x0D,0x04,0x11, +0x90,0xA3,0x3A,0x0F,0x00,0x0F,0x10,0x61,0x14,0x14, +0x81,0x00,0x17,0x00,0x16,0x84,0x28,0xA3,0x09,0x4A, +0x14,0x54,0x10,0x40,0x0F,0x00,0x0E,0x82,0x44,0x29, +0x02,0x05,0x08,0x90,0x40,0x0F,0x63,0xAF,0x10,0x61, +0x14,0x94,0x91,0x06,0x00,0x0D,0x04,0x10,0xFC,0x14, +0x09,0x04,0x10,0x7E,0x0B,0xC3,0xAA,0x1E,0x11,0x8B, +0x20,0x60,0x03,0xC7,0xA7,0xBD,0x80,0x0B,0xC3,0xAA, +0xC6,0x10,0x3B,0x23,0x00,0x10,0x40,0x92,0x71,0x47, +0x00,}; +/* font data size: 861 bytes */ + +static const unsigned char Arial_11_index[] = { +0x00,0x00,0x30,0x20,0x0C,0x05,0x82,0x60,0xD4, +0x43,0x11,0xC4,0xE1,0x54,0x5C,0x18,0xC6,0x71,0xAC, +0x6F,0x1D,0x87,0xE2,0x10,0x8F,0x26,0x8A,0x62,0xC8, +0xBC,0x31,0x4C,0xD3,0x5C,0xDB,0x38,0x0E,0xA3,0xC4, +0xFB,0x41,0x92,0x24,0xBD,0x3A,0x51,0x95,0x05,0x69, +0x62,0x5C,0x17,0x75,0xF1,0x84,0x65,0x59,0xC6,0x9D, +0xB4,0x70,0x5C,0xA7,0x5D,0xE4,0x7C,0xDF,0xB8,0x12, +0x0F,0x88,0xA3,0x18,0xEE,0x48,0x93,0xA5,0x59,0x6E, +0x61,0x99,0x66,0x99,0xCE,0x7C,0xA1,0x28,0xDA,0x5A, +0x9D,0xAA,0x2B,0x0A,0xD6,0xBC,0xB1,0xEC,0xCB,0x52, +0xDA,0xB8,0x2E,0x9B,0xCA,0xF8,0xC0,0xB0,0x9C,0x3F, +0x18,0xC9,0x32,0xFC,0xE7,0x42,0xD2,0xB4,0xFD,0x5C, +}; +/* font index size: 119 bytes */ + +const ILI9341_t3_font_t Arial_11 = { + Arial_11_index, + 0, + Arial_11_data, + 1, + 0, + 32, + 126, + 0, + 0, + 10, + 4, + 4, + 3, + 5, + 4, + 16, + 11 +}; + +/* +static const unsigned char Arial_12_data[] = { +0x00,0x00,0x01,0x40,0x02,0x61,0x01,0x67,0xD4,0x10, +0x04,0x21,0x41,0xAA,0x40,0x09,0x60,0x02,0x43,0x29, +0x11,0x3F,0xF2,0x44,0x7F,0xCC,0x88,0x44,0x00,0x08, +0x79,0xF2,0x42,0x07,0xC6,0xB2,0x49,0x20,0xD0,0x3C, +0x07,0x82,0x51,0x26,0xD6,0x1E,0x40,0x80,0x0D,0x61, +0x03,0xCE,0x08,0x6C,0x61,0x11,0x04,0x4C,0x11,0x20, +0x6D,0x38,0xE5,0xB8,0x04,0x88,0x22,0x21,0x8D,0x84, +0x1C,0x09,0x61,0x02,0xC7,0x81,0x30,0xC4,0x33,0x07, +0x81,0xC0,0xD8,0x62,0xD0,0xF6,0x19,0x8F,0x1E,0x40, +0x01,0x21,0x40,0xEA,0x04,0x79,0xE9,0x82,0x23,0x13, +0x70,0x86,0x10,0x40,0x04,0x79,0xE9,0x90,0x43,0x0A, +0x4C,0x32,0x62,0x31,0x10,0x05,0x29,0x39,0xC4,0x5C, +0xC3,0x92,0x08,0x39,0x1A,0xA4,0x61,0xFF,0x23,0x00, +0x02,0x21,0xE9,0x65,0x40,0x04,0x09,0x21,0x9E,0x01, +0x0A,0x01,0x50,0x05,0x60,0x01,0x43,0x91,0x49,0x0C, +0x84,0x30,0x80,0x08,0x61,0x02,0x47,0x84,0x66,0x12, +0x0A,0xA0,0xD0,0x4C,0x22,0x30,0xF0,0x04,0x62,0x02, +0x42,0x33,0xB7,0x44,0x20,0x08,0x61,0x02,0x4F,0x8C, +0x64,0x10,0x0C,0x04,0x06,0x06,0x06,0x06,0x06,0x06, +0x03,0xFC,0x08,0x61,0x02,0x47,0x8C,0x64,0x14,0x03, +0x07,0x00,0xD0,0x06,0x82,0x63,0x1F,0x00,0x09,0x60, +0x02,0x60,0x18,0x0E,0x07,0x81,0x60,0x98,0x66,0x11, +0x8F,0xFC,0x83,0x00,0x08,0x61,0x02,0x4F,0xD0,0x80, +0xC0,0x7E,0x31,0xA4,0x0D,0x04,0xC6,0x3E,0x00,0x08, +0x61,0x02,0x47,0x86,0x66,0x12,0x01,0x78,0xC6,0x61, +0x44,0x1B,0x08,0x8C,0x3C,0x08,0x61,0x02,0x5F,0xE0, +0x60,0x20,0x30,0x10,0x18,0x08,0x41,0x84,0x90,0x00, +0x08,0x61,0x02,0x47,0x84,0x68,0xC2,0x23,0x0F,0x18, +0xD3,0x06,0xC6,0x1E,0x00,0x08,0x61,0x02,0x47,0x8C, +0x66,0x14,0xC1,0xB1,0xCF,0x60,0x24,0x13,0x18,0xF0, +0x01,0x4A,0x01,0x5D,0x20,0x02,0x61,0xE9,0x4E,0x92, +0xA0,0x08,0x49,0x12,0x80,0x20,0x70,0xF1,0xC1,0x80, +0x70,0x0F,0x01,0xC0,0x20,0x08,0x29,0x1A,0x9F,0xF2, +0x00,0xFF,0x08,0x49,0x12,0x90,0x0E,0x03,0xC0,0x38, +0x06,0x0E,0x3C,0x38,0x10,0x00,0x08,0x61,0x02,0x47, +0x84,0x66,0x12,0x0C,0x04,0x06,0x06,0x40,0xC0,0x40, +0x00,0x18,0x0F,0x81,0xE4,0x40,0xFC,0x03,0x03,0x06, +0x01,0x8C,0x76,0xC8,0x8C,0x59,0x0C,0x66,0x61,0x8A, +0x61,0x12,0x23,0x23,0x1D,0xC1,0x00,0x08,0x80,0x18, +0x60,0x60,0x1F,0xC0,0x0B,0x60,0x02,0xC1,0xC2,0x02, +0x80,0x6C,0x04,0x40,0x46,0x0C,0x60,0xFE,0x18,0x31, +0x81,0x10,0x1B,0x01,0x80,0x09,0x61,0x02,0xDF,0xC6, +0x0A,0x30,0x6C,0x13,0xFC,0xC1,0xCE,0x05,0x83,0x7F, +0x80,0x0B,0x61,0x03,0x03,0xE0,0x43,0x08,0x1A,0xF0, +0x03,0x01,0x90,0x31,0xC6,0x07,0xC0,0x0A,0x61,0x03, +0x1F,0xE3,0x06,0x8C,0x0E,0xB0,0x18,0xC0,0xD8,0x33, +0xFC,0x09,0x61,0x02,0xDF,0xFA,0xC0,0x3F,0xF7,0x80, +0x7F,0xC0,0x09,0x61,0x02,0x9F,0xFA,0xC0,0x3F,0xD9, +0x80,0x0B,0x61,0x03,0x43,0xF0,0x61,0x8C,0x0D,0x80, +0xA3,0x00,0x30,0xFC,0x60,0x13,0x01,0x18,0x70,0xFC, +0x0A,0x61,0x03,0x2F,0x03,0x7F,0xF9,0x81,0x80,0x01, +0x62,0x01,0x77,0x70,0x07,0x60,0x02,0x74,0x08,0x0B, +0x09,0x09,0x98,0xF0,0x0A,0x61,0x02,0xD8,0x3B,0x0E, +0x63,0x0C,0xC1,0xB0,0x3E,0x07,0x60,0xC6,0x23,0x0C, +0x60,0xCC,0x0C,0x08,0x61,0x02,0x77,0x02,0xB0,0x1F, +0xE0,0x0C,0x61,0x03,0x9C,0x06,0xE0,0x77,0x83,0xB4, +0x3D,0xA1,0x6D,0x8B,0x64,0xDB,0x24,0xD9,0xA6,0xC7, +0x38,0xC6,0x30,0x0A,0x61,0x03,0x18,0x1C,0x70,0x6D, +0x0E,0x32,0x38,0xC4,0xD8,0x5C,0x60,0xEC,0x0C,0x0B, +0x61,0x03,0x43,0xE0,0x61,0x88,0x0D,0x80,0xE3,0x00, +0xA0,0x0B,0x00,0xB0,0x19,0x01,0x8C,0x30,0x7C,0x00, +0x0A,0x61,0x02,0xDF,0xE3,0x06,0x60,0x4C,0x0D,0x81, +0x30,0x67,0xF9,0x78,0x00,0x0B,0x69,0xFB,0x43,0xE0, +0xE1,0x88,0x09,0x80,0xD8,0x06,0x20,0x0B,0x00,0xB0, +0x19,0x0D,0x8C,0x70,0x7F,0x80,0x08,0x0B,0x61,0x03, +0x1F,0xF2,0xB0,0x33,0x02,0x3F,0xC3,0x08,0x30,0x43, +0x06,0x30,0x33,0x01,0x80,0x09,0x61,0x02,0xC7,0xC3, +0x0D,0x83,0x60,0x0C,0x01,0xF0,0x1F,0x00,0xD0,0x16, +0x04,0xC3,0x1F,0x00,0x0A,0x60,0x02,0x9F,0xFE,0x86, +0x14,0x18,0x00,0x0A,0x61,0x03,0x37,0x03,0x8C,0x0C, +0x81,0x98,0x60,0xF8,0x0B,0x60,0x02,0xD8,0x0C,0x80, +0xCC,0x08,0xC1,0x84,0x10,0x63,0x02,0x30,0x32,0x03, +0x60,0x14,0x01,0xC0,0x0C,0x00,0x10,0x60,0x04,0x18, +0x30,0x64,0x18,0x22,0x1E,0x14,0x31,0x23,0x08,0x99, +0x04,0xCC,0x83,0x42,0xC1,0xA1,0x40,0x70,0xE2,0x06, +0x06,0x00,0x0B,0x60,0x02,0xCC,0x0C,0x61,0x86,0x30, +0x36,0x01,0xE0,0x0C,0x01,0xC0,0x36,0x03,0x30,0x63, +0x0C,0x19,0x80,0xC0,0x0B,0x60,0x02,0xD8,0x0C,0xC1, +0x86,0x10,0x63,0x03,0x62,0x03,0x85,0x82,0x00,0x0A, +0x60,0x02,0x8F,0xFC,0x00,0xC0,0x30,0x0C,0x40,0x60, +0x18,0x06,0x04,0x30,0x0F,0xFC,0x03,0x79,0xE9,0x5F, +0x76,0x67,0x05,0x60,0x01,0x50,0x62,0x10,0x64,0x92, +0x44,0x18,0x04,0x78,0xE9,0x5F,0xA7,0x86,0xF0,0x06, +0x39,0x2A,0x20,0xC2,0xC4,0x99,0x44,0x20,0x0A,0x08, +0xEA,0x5F,0xF8,0x03,0x11,0x51,0x98,0xC0,0x08,0x49, +0x02,0x47,0x8C,0x64,0x10,0x79,0xE4,0x82,0x43,0x31, +0x8F,0x60,0x08,0x61,0x02,0x67,0x01,0xF8,0xE6,0x61, +0x30,0xD0,0x6C,0x36,0x13,0x19,0xF8,0x07,0x49,0x02, +0x47,0x98,0xD8,0x66,0x03,0x0B,0x18,0xF0,0x07,0x61, +0x02,0x64,0x09,0xEB,0x1D,0xC1,0x63,0x1D,0x08,0x49, +0x02,0x47,0x84,0x66,0x12,0x0D,0xFE,0x80,0x61,0xB1, +0x87,0x80,0x05,0x60,0x01,0x47,0x10,0xC7,0xF5,0x86, +0x00,0x07,0x61,0xEA,0x4F,0x58,0xEE,0x0B,0x19,0xE8, +0x0B,0x19,0xF0,0x07,0x61,0x02,0x67,0x03,0xF3,0x1E, +0xE1,0x02,0x61,0x01,0x1C,0x1B,0xC6,0x04,0x7F,0xE9, +0x07,0x01,0xA7,0x26,0x27,0x00,0x07,0x61,0x02,0x67, +0x03,0x1B,0x33,0x64,0x78,0x6C,0x66,0x62,0x63,0x02, +0x61,0x01,0x37,0xBC,0x0C,0x49,0x03,0x97,0xBC,0xC7, +0x3D,0xC6,0x10,0x07,0x49,0x02,0x57,0x98,0xF7,0x08, +0x08,0x49,0x02,0x47,0x8C,0x6B,0x83,0x63,0x0F,0x00, +0x08,0x61,0xEA,0x57,0x8E,0x66,0x13,0x0D,0x06,0xC3, +0x61,0x31,0x9F,0x93,0x80,0x07,0x61,0xEA,0x4F,0x58, +0xEE,0x0B,0x18,0xEC,0x81,0x05,0x49,0x01,0x97,0xDC, +0x30,0x07,0x49,0x02,0x4F,0x18,0x90,0x1C,0x0F,0xA0, +0x1A,0x19,0xE0,0x05,0x60,0x01,0x44,0x86,0x3D,0xAC, +0x1C,0x07,0x49,0x02,0x77,0x0B,0x19,0xE8,0x08,0x48, +0x02,0x58,0x24,0x33,0x10,0x88,0x4C,0x34,0x81,0xC0, +0xC0,0x0C,0x48,0x03,0x18,0xC2,0xC6,0x32,0x39,0x1B, +0xC8,0xD2,0xC2,0x94,0x14,0xE0,0xE7,0x02,0x18,0x08, +0x48,0x02,0x4C,0x66,0x61,0xA0,0x70,0x30,0x1C,0x1B, +0x18,0x98,0x60,0x08,0x60,0xEA,0x58,0x24,0x33,0x10, +0x88,0x6C,0x34,0x0A,0x07,0x20,0x60,0x20,0x70,0x08, +0x48,0x02,0x4F,0xE0,0x20,0x30,0x30,0x30,0x30,0x10, +0x18,0x1F,0xE0,0x05,0x78,0xE9,0x83,0xA3,0x41,0x18, +0x82,0x51,0x83,0x01,0x82,0xE1,0x37,0xB8,0x80,0x05, +0x78,0xE9,0x9C,0xA2,0x0C,0x10,0x21,0x0D,0x44,0x70, +0x08,0x11,0x2A,0x9E,0x28,0xF0,0x00,0x00,0x00,0x00, +}; + +static const unsigned char Arial_12_index[] = { +0x00,0x00,0x10,0x05,0x00,0xF0,0x3A,0x0C,0x02,0x38, +0x5A,0x0B,0xC1,0xA0,0x39,0x87,0xA1,0x04,0x21,0xC4, +0x58,0x8F,0x13,0x22,0x9C,0x57,0x8C,0x01,0xA0,0x38, +0x07,0x78,0xFF,0x21,0xC4,0x74,0x96,0x13,0x12,0x6E, +0x51,0x4A,0x61,0x5A,0x2D,0x46,0x28,0xCF,0x9A,0xF3, +0x7E,0x73,0x4E,0xC1,0xE1,0x3E,0x87,0xF5,0x01,0x20, +0xC4,0x3E,0x89,0xD1,0xEA,0x4D,0x4C,0x49,0xC5,0x43, +0xA9,0x95,0x58,0xAD,0x56,0x02,0xD6,0x5E,0x0C,0x19, +0x8A,0xB2,0x66,0x58,0xCD,0x99,0xEB,0x46,0x69,0x6D, +0x41,0xAF,0x36,0xD6,0xF0,0xE0,0x9C,0x83,0x99,0x74, +0xAE,0xB5,0xD9,0xBB,0xC7,0x92,0xF3,0x9E,0xBB,0xDE, +0x7D,0x0F,0xDE,0x00,0xC0,0x78,0x27,0x06,0xE1,0x14, +0x2F,0x88,0x31,0x3E,0x2F,0xC6,0xD8,0xEF,0x1F,0x64, +0x44,0x8E, +}; + +const ILI9341_t3_font_t Arial_12 = { + Arial_12_index, + 0, + Arial_12_data, + 1, + 0, + 32, + 127, + 0, + 0, + 11, + 5, + 5, + 3, + 5, + 5, + 18, + 12 +}; +*/ + +static const unsigned char Arial_12_data[] = { +0x00,0x00,0x01,0x40,0x02,0x61,0x01,0x67,0xD4,0x10, +0x04,0x21,0x41,0xAA,0x40,0x09,0x60,0x02,0x43,0x29, +0x11,0x3F,0xF2,0x44,0x7F,0xCC,0x88,0x44,0x00,0x08, +0x79,0xF2,0x42,0x07,0xC6,0xB2,0x49,0x20,0xD0,0x3C, +0x07,0x82,0x51,0x26,0xD6,0x1E,0x40,0x80,0x0D,0x61, +0x03,0xCE,0x08,0x6C,0x61,0x11,0x04,0x4C,0x11,0x20, +0x6D,0x38,0xE5,0xB8,0x04,0x88,0x22,0x21,0x8D,0x84, +0x1C,0x09,0x61,0x02,0xC7,0x81,0x30,0xC4,0x33,0x07, +0x81,0xC0,0xD8,0x62,0xD0,0xF6,0x19,0x8F,0x1E,0x40, +0x01,0x21,0x40,0xEA,0x04,0x79,0xE9,0x82,0x23,0x13, +0x70,0x86,0x10,0x40,0x04,0x79,0xE9,0x90,0x43,0x0A, +0x4C,0x32,0x62,0x31,0x10,0x05,0x29,0x39,0xC4,0x5C, +0xC3,0x92,0x08,0x39,0x1A,0xA4,0x61,0xFF,0x23,0x00, +0x02,0x21,0xE9,0x65,0x40,0x04,0x09,0x21,0x9E,0x01, +0x0A,0x01,0x50,0x05,0x60,0x01,0x43,0x91,0x49,0x0C, +0x84,0x30,0x80,0x08,0x61,0x02,0x47,0x84,0x66,0x12, +0x0A,0xA0,0xD0,0x4C,0x22,0x30,0xF0,0x04,0x62,0x02, +0x42,0x33,0xB7,0x44,0x20,0x08,0x61,0x02,0x4F,0x8C, +0x64,0x10,0x0C,0x04,0x06,0x06,0x06,0x06,0x06,0x06, +0x03,0xFC,0x08,0x61,0x02,0x47,0x8C,0x64,0x14,0x03, +0x07,0x00,0xD0,0x06,0x82,0x63,0x1F,0x00,0x09,0x60, +0x02,0x60,0x18,0x0E,0x07,0x81,0x60,0x98,0x66,0x11, +0x8F,0xFC,0x83,0x00,0x08,0x61,0x02,0x4F,0xD0,0x80, +0xC0,0x7E,0x31,0xA4,0x0D,0x04,0xC6,0x3E,0x00,0x08, +0x61,0x02,0x47,0x86,0x66,0x12,0x01,0x78,0xC6,0x61, +0x44,0x1B,0x08,0x8C,0x3C,0x08,0x61,0x02,0x5F,0xE0, +0x60,0x20,0x30,0x10,0x18,0x08,0x41,0x84,0x90,0x00, +0x08,0x61,0x02,0x47,0x84,0x68,0xC2,0x23,0x0F,0x18, +0xD3,0x06,0xC6,0x1E,0x00,0x08,0x61,0x02,0x47,0x8C, +0x66,0x14,0xC1,0xB1,0xCF,0x60,0x24,0x13,0x18,0xF0, +0x01,0x4A,0x01,0x5D,0x20,0x02,0x61,0xE9,0x4E,0x92, +0xA0,0x08,0x49,0x12,0x80,0x20,0x70,0xF1,0xC1,0x80, +0x70,0x0F,0x01,0xC0,0x20,0x08,0x29,0x1A,0x9F,0xF2, +0x00,0xFF,0x08,0x49,0x12,0x90,0x0E,0x03,0xC0,0x38, +0x06,0x0E,0x3C,0x38,0x10,0x00,0x08,0x61,0x02,0x47, +0x84,0x66,0x12,0x0C,0x04,0x06,0x06,0x40,0xC0,0x40, +0x00,0x18,0x0F,0x81,0xE4,0x40,0xFC,0x03,0x03,0x06, +0x01,0x8C,0x76,0xC8,0x8C,0x59,0x0C,0x66,0x61,0x8A, +0x61,0x12,0x23,0x23,0x1D,0xC1,0x00,0x08,0x80,0x18, +0x60,0x60,0x1F,0xC0,0x0B,0x60,0x02,0xC1,0xC2,0x02, +0x80,0x6C,0x04,0x40,0x46,0x0C,0x60,0xFE,0x18,0x31, +0x81,0x10,0x1B,0x01,0x80,0x09,0x61,0x02,0xDF,0xC6, +0x0A,0x30,0x6C,0x13,0xFC,0xC1,0xCE,0x05,0x83,0x7F, +0x80,0x0B,0x61,0x03,0x03,0xE0,0x43,0x08,0x1A,0xF0, +0x03,0x01,0x90,0x31,0xC6,0x07,0xC0,0x0A,0x61,0x03, +0x1F,0xE3,0x06,0x8C,0x0E,0xB0,0x18,0xC0,0xD8,0x33, +0xFC,0x09,0x61,0x02,0xDF,0xFA,0xC0,0x3F,0xF7,0x80, +0x7F,0xC0,0x09,0x61,0x02,0x9F,0xFA,0xC0,0x3F,0xD9, +0x80,0x0B,0x61,0x03,0x43,0xF0,0x61,0x8C,0x0D,0x80, +0xA3,0x00,0x30,0xFC,0x60,0x13,0x01,0x18,0x70,0xFC, +0x0A,0x61,0x03,0x2F,0x03,0x7F,0xF9,0x81,0x80,0x01, +0x62,0x01,0x77,0x70,0x07,0x60,0x02,0x74,0x08,0x0B, +0x09,0x09,0x98,0xF0,0x0A,0x61,0x02,0xD8,0x3B,0x0E, +0x63,0x0C,0xC1,0xB0,0x3E,0x07,0x60,0xC6,0x23,0x0C, +0x60,0xCC,0x0C,0x08,0x61,0x02,0x77,0x02,0xB0,0x1F, +0xE0,0x0C,0x61,0x03,0x9C,0x06,0xE0,0x77,0x83,0xB4, +0x3D,0xA1,0x6D,0x8B,0x64,0xDB,0x24,0xD9,0xA6,0xC7, +0x38,0xC6,0x30,0x0A,0x61,0x03,0x18,0x1C,0x70,0x6D, +0x0E,0x32,0x38,0xC4,0xD8,0x5C,0x60,0xEC,0x0C,0x0B, +0x61,0x03,0x43,0xE0,0x61,0x88,0x0D,0x80,0xE3,0x00, +0xA0,0x0B,0x00,0xB0,0x19,0x01,0x8C,0x30,0x7C,0x00, +0x0A,0x61,0x02,0xDF,0xE3,0x06,0x60,0x4C,0x0D,0x81, +0x30,0x67,0xF9,0x78,0x00,0x0B,0x69,0xFB,0x43,0xE0, +0xE1,0x88,0x09,0x80,0xD8,0x06,0x20,0x0B,0x00,0xB0, +0x19,0x0D,0x8C,0x70,0x7F,0x80,0x08,0x0B,0x61,0x03, +0x1F,0xF2,0xB0,0x33,0x02,0x3F,0xC3,0x08,0x30,0x43, +0x06,0x30,0x33,0x01,0x80,0x09,0x61,0x02,0xC7,0xC3, +0x0D,0x83,0x60,0x0C,0x01,0xF0,0x1F,0x00,0xD0,0x16, +0x04,0xC3,0x1F,0x00,0x0A,0x60,0x02,0x9F,0xFE,0x86, +0x14,0x18,0x00,0x0A,0x61,0x03,0x37,0x03,0x8C,0x0C, +0x81,0x98,0x60,0xF8,0x0B,0x60,0x02,0xD8,0x0C,0x80, +0xCC,0x08,0xC1,0x84,0x10,0x63,0x02,0x30,0x32,0x03, +0x60,0x14,0x01,0xC0,0x0C,0x00,0x10,0x60,0x04,0x18, +0x30,0x64,0x18,0x22,0x1E,0x14,0x31,0x23,0x08,0x99, +0x04,0xCC,0x83,0x42,0xC1,0xA1,0x40,0x70,0xE2,0x06, +0x06,0x00,0x0B,0x60,0x02,0xCC,0x0C,0x61,0x86,0x30, +0x36,0x01,0xE0,0x0C,0x01,0xC0,0x36,0x03,0x30,0x63, +0x0C,0x19,0x80,0xC0,0x0B,0x60,0x02,0xD8,0x0C,0xC1, +0x86,0x10,0x63,0x03,0x62,0x03,0x85,0x82,0x00,0x0A, +0x60,0x02,0x8F,0xFC,0x00,0xC0,0x30,0x0C,0x40,0x60, +0x18,0x06,0x04,0x30,0x0F,0xFC,0x03,0x79,0xE9,0x5F, +0x76,0x67,0x05,0x60,0x01,0x50,0x62,0x10,0x64,0x92, +0x44,0x18,0x04,0x78,0xE9,0x5F,0xA7,0x86,0xF0,0x06, +0x39,0x2A,0x20,0xC2,0xC4,0x99,0x44,0x20,0x0A,0x08, +0xEA,0x5F,0xF8,0x03,0x11,0x51,0x98,0xC0,0x08,0x49, +0x02,0x47,0x8C,0x64,0x10,0x79,0xE4,0x82,0x43,0x31, +0x8F,0x60,0x08,0x61,0x02,0x67,0x01,0xF8,0xE6,0x61, +0x30,0xD0,0x6C,0x36,0x13,0x19,0xF8,0x07,0x49,0x02, +0x47,0x98,0xD8,0x66,0x03,0x0B,0x18,0xF0,0x07,0x61, +0x02,0x64,0x09,0xEB,0x1D,0xC1,0x63,0x1D,0x08,0x49, +0x02,0x47,0x84,0x66,0x12,0x0D,0xFE,0x80,0x61,0xB1, +0x87,0x80,0x05,0x60,0x01,0x47,0x10,0xC7,0xF5,0x86, +0x00,0x07,0x61,0xEA,0x4F,0x58,0xEE,0x0B,0x19,0xE8, +0x0B,0x19,0xF0,0x07,0x61,0x02,0x67,0x03,0xF3,0x1E, +0xE1,0x02,0x61,0x01,0x1C,0x1B,0xC6,0x04,0x7F,0xE9, +0x07,0x01,0xA7,0x26,0x27,0x00,0x07,0x61,0x02,0x67, +0x03,0x1B,0x33,0x64,0x78,0x6C,0x66,0x62,0x63,0x02, +0x61,0x01,0x37,0xBC,0x0C,0x49,0x03,0x97,0xBC,0xC7, +0x3D,0xC6,0x10,0x07,0x49,0x02,0x57,0x98,0xF7,0x08, +0x08,0x49,0x02,0x47,0x8C,0x6B,0x83,0x63,0x0F,0x00, +0x08,0x61,0xEA,0x57,0x8E,0x66,0x13,0x0D,0x06,0xC3, +0x61,0x31,0x9F,0x93,0x80,0x07,0x61,0xEA,0x4F,0x58, +0xEE,0x0B,0x18,0xEC,0x81,0x05,0x49,0x01,0x97,0xDC, +0x30,0x07,0x49,0x02,0x4F,0x18,0x90,0x1C,0x0F,0xA0, +0x1A,0x19,0xE0,0x05,0x60,0x01,0x44,0x86,0x3D,0xAC, +0x1C,0x07,0x49,0x02,0x77,0x0B,0x19,0xE8,0x08,0x48, +0x02,0x58,0x24,0x33,0x10,0x88,0x4C,0x34,0x81,0xC0, +0xC0,0x0C,0x48,0x03,0x18,0xC2,0xC6,0x32,0x39,0x1B, +0xC8,0xD2,0xC2,0x94,0x14,0xE0,0xE7,0x02,0x18,0x08, +0x48,0x02,0x4C,0x66,0x61,0xA0,0x70,0x30,0x1C,0x1B, +0x18,0x98,0x60,0x08,0x60,0xEA,0x58,0x24,0x33,0x10, +0x88,0x6C,0x34,0x0A,0x07,0x20,0x60,0x20,0x70,0x08, +0x48,0x02,0x4F,0xE0,0x20,0x30,0x30,0x30,0x30,0x10, +0x18,0x1F,0xE0,0x05,0x78,0xE9,0x83,0xA3,0x41,0x18, +0x82,0x51,0x83,0x01,0x82,0xE1,0x37,0xB8,0x80,0x05, +0x78,0xE9,0x9C,0xA2,0x0C,0x10,0x21,0x0D,0x44,0x70, +0x08,0x11,0x2A,0x9E,0x28,0xF0, +}; +/* font data size: 1166 bytes */ + +static const unsigned char Arial_12_index[] = { +0x00,0x00,0x10,0x05,0x00,0xF0,0x3A,0x0C,0x02,0x38, +0x5A,0x0B,0xC1,0xA0,0x39,0x87,0xA1,0x04,0x21,0xC4, +0x58,0x8F,0x13,0x22,0x9C,0x57,0x8C,0x01,0xA0,0x38, +0x07,0x78,0xFF,0x21,0xC4,0x74,0x96,0x13,0x12,0x6E, +0x51,0x4A,0x61,0x5A,0x2D,0x46,0x28,0xCF,0x9A,0xF3, +0x7E,0x73,0x4E,0xC1,0xE1,0x3E,0x87,0xF5,0x01,0x20, +0xC4,0x3E,0x89,0xD1,0xEA,0x4D,0x4C,0x49,0xC5,0x43, +0xA9,0x95,0x58,0xAD,0x56,0x02,0xD6,0x5E,0x0C,0x19, +0x8A,0xB2,0x66,0x58,0xCD,0x99,0xEB,0x46,0x69,0x6D, +0x41,0xAF,0x36,0xD6,0xF0,0xE0,0x9C,0x83,0x99,0x74, +0xAE,0xB5,0xD9,0xBB,0xC7,0x92,0xF3,0x9E,0xBB,0xDE, +0x7D,0x0F,0xDE,0x00,0xC0,0x78,0x27,0x06,0xE1,0x14, +0x2F,0x88,0x31,0x3E,0x2F,0xC6,0xD8,0xEF,0x1F,0x64, +0x40, +}; +/* font index size: 131 bytes */ + +const ILI9341_t3_font_t Arial_12 = { + Arial_12_index, + 0, + Arial_12_data, + 1, + 0, + 32, + 126, + 0, + 0, + 11, + 5, + 5, + 3, + 5, + 5, + 18, + 12 +}; + + + +static const unsigned char Arial_13_data[] = { +0x00,0x00,0x01,0x40,0x02,0x6A,0x01,0xB7,0x9C,0x46, +0x05,0x29,0x41,0xAF,0x60,0x0B,0x68,0x02,0xA0,0x33, +0x06,0x64,0x7F,0xF0,0xCC,0x1D,0xC1,0x98,0x8F,0xFE, +0x33,0x10,0xCC,0x00,0x09,0x81,0xF2,0x81,0x01,0xF0, +0xFE,0x64,0xD9,0x07,0x40,0xF8,0x0F,0x81,0xF0,0x4D, +0x93,0x75,0xCF,0xE1,0xF2,0x02,0x00,0x0E,0x69,0x04, +0x0F,0x0C,0x46,0x66,0x11,0x9B,0x03,0x3E,0x03,0xDB, +0xC0,0x3C,0xE0,0x1B,0x38,0x0C,0xCC,0x30,0xF0,0x0B, +0x69,0x03,0x03,0xC0,0x7E,0x20,0xCC,0x0D,0x80,0x70, +0x1F,0x01,0xB3,0x31,0xB3,0x0E,0x38,0xE1,0xFF,0x0F, +0x18,0x02,0x28,0x40,0xEF,0x05,0x89,0xE1,0x81,0x08, +0x48,0x66,0xE2,0x18,0x20,0x40,0x80,0x05,0x88,0xE1, +0x90,0x20,0x48,0x36,0x8E,0x0C,0x21,0x08,0x00,0x05, +0x29,0x41,0xC4,0x7C,0x48,0x50,0x0A,0x51,0x0A,0xE8, +0x30,0x8F,0xFE,0x83,0x00,0x02,0x22,0xF1,0x63,0x28, +0x05,0x10,0x21,0xA3,0xE0,0x02,0x12,0x01,0x63,0x06, +0x68,0x01,0x60,0x39,0x1A,0x4C,0x96,0x23,0x00,0x08, +0x69,0x02,0x87,0x87,0xE7,0x3E,0xE1,0xB9,0xCF,0xC3, +0xC0,0x05,0x6A,0x02,0x83,0x1C,0xF6,0xD3,0xD1,0x86, +0x08,0x69,0x02,0x87,0x87,0xE7,0x3B,0x0E,0x00,0xC0, +0xC0,0xC0,0xC1,0xC0,0xC1,0x1F,0xE0,0x08,0x69,0x02, +0x87,0x07,0xC6,0x34,0x03,0x07,0x03,0xD0,0x07,0x18, +0x67,0xE1,0xE0,0x09,0x68,0x02,0x80,0xC8,0x0E,0x07, +0x90,0x6C,0x33,0x18,0xC8,0xFF,0xC8,0x30,0x08,0x69, +0x02,0xA1,0xF8,0xC0,0xC0,0x6E,0x3F,0x98,0x70,0x07, +0x18,0x67,0xE1,0xE0,0x08,0x69,0x02,0x87,0x87,0xE3, +0x1C,0x60,0x37,0x1F,0xCE,0x38,0xC3,0x31,0x9F,0x87, +0x80,0x08,0x69,0x02,0xA3,0xFC,0x04,0x06,0x80,0xC9, +0x18,0x1C,0x49,0x80,0x08,0x69,0x02,0x87,0x87,0xE9, +0xC3,0x87,0xEA,0xC3,0x3F,0x0F,0x00,0x08,0x69,0x02, +0x87,0x87,0xE9,0xC3,0x63,0x9F,0xC7,0x70,0x06,0xC6, +0x3F,0x0F,0x00,0x02,0x52,0x01,0x63,0xC2,0x30,0x02, +0x62,0xF1,0x63,0xC2,0x32,0x80,0x09,0x49,0x12,0xC0, +0x10,0x1C,0x3E,0x3C,0x18,0x03,0xC0,0x3E,0x01,0xC0, +0x10,0x09,0x31,0x22,0xE3,0xFF,0x00,0x08,0xFF,0x80, +0x09,0x49,0x12,0xD0,0x07,0x00,0xF8,0x07,0x80,0x30, +0x78,0xF8,0x70,0x10,0x00,0x08,0x69,0x02,0x87,0x87, +0xE7,0x3B,0x0C,0x06,0x06,0x06,0x06,0x20,0xC0,0x01, +0x06,0x00,0x11,0x89,0xE4,0x80,0x7E,0x00,0x7F,0xE0, +0x38,0x1C,0x18,0xEF,0x8C,0x7F,0x73,0x33,0x8D,0x9C, +0x63,0x66,0x18,0xD9,0x84,0x36,0x63,0x19,0x9C,0xCE, +0x63,0xFF,0x0C,0xEF,0x03,0x80,0x1C,0x78,0x0E,0x0F, +0xFF,0x00,0xFF,0x00,0x0B,0x68,0x02,0xE0,0x38,0x48, +0xD8,0x83,0x18,0x3F,0x87,0xFD,0x0C,0x1A,0x30,0x18, +0x0A,0x69,0x03,0x1F,0xE3,0xFE,0x9C,0x0E,0x3F,0xE9, +0xC0,0xD8,0x3B,0xFE,0x7F,0x80,0x0B,0x69,0x03,0x43, +0xE0,0x7F,0x8E,0x1C,0xC0,0xEF,0x00,0x18,0x19,0xC3, +0x0F,0xF0,0x3C,0x00,0x0B,0x69,0x03,0x5F,0xE1,0xFF, +0x18,0x39,0x81,0xEF,0x01,0xB0,0x33,0x07,0x3F,0xE3, +0xFC,0x00,0x0A,0x69,0x03,0x23,0xFF,0x9C,0x02,0x3F, +0xEA,0xC0,0x23,0xFF,0x09,0x69,0x02,0xE3,0xFF,0x38, +0x08,0xFF,0x66,0x00,0x0C,0x69,0x03,0x81,0xF0,0x3F, +0xE3,0x83,0x18,0x0E,0x30,0x02,0x30,0xFD,0x80,0x66, +0x03,0x38,0x38,0xFF,0x81,0xF0,0x0B,0x69,0x03,0x6F, +0x01,0xC7,0xFF,0xCC,0x06,0x02,0x69,0x01,0x37,0xCC, +0x07,0x69,0x02,0x74,0x1C,0x03,0x8C,0x6F,0xC7,0x80, +0x0B,0x69,0x03,0x18,0x39,0x87,0x18,0xE1,0x9C,0x1B, +0x81,0xF0,0x1F,0x81,0xDC,0x18,0xE1,0x86,0x18,0x71, +0x83,0x98,0x1C,0x08,0x69,0x02,0xB7,0x02,0xB0,0x23, +0xFC,0x0D,0x69,0x03,0xDC,0x07,0x9F,0x07,0xCE,0xC6, +0xD9,0x13,0x9C,0xD9,0xC6,0x38,0xC0,0x0B,0x69,0x03, +0x58,0x0D,0xC0,0xE3,0xC1,0xB6,0x1B,0x31,0xB3,0x9B, +0x19,0xB0,0xDC,0x60,0xF6,0x07,0x60,0x30,0x0C,0x69, +0x03,0x81,0xF0,0x3F,0xC3,0x87,0x18,0x1A,0xF0,0x0C, +0xC0,0xC7,0x0E,0x1F,0xE0,0x3C,0x00,0x0A,0x69,0x03, +0x1F,0xE3,0xFE,0x60,0xF1,0x81,0xB0,0x77,0xFC,0xFF, +0x2F,0x00,0x0C,0x69,0x03,0x83,0xF0,0x3F,0xC3,0x87, +0x18,0x1E,0xF0,0x0C,0xC6,0xC7,0x1C,0x1F,0xE0,0x7D, +0xC0,0x0C,0x69,0x03,0x5F,0xF0,0xFF,0xC6,0x07,0x30, +0x19,0x81,0xCF,0xFC,0x7F,0xC3,0x0C,0x18,0x70,0xC1, +0xC6,0x06,0x30,0x39,0x80,0xE0,0x0A,0x69,0x03,0x03, +0xE1,0xFE,0x70,0xEC,0x0D,0x80,0x1E,0x01,0xF8,0x07, +0x80,0x1B,0x03,0x70,0xE7,0xF8,0x7E,0x00,0x0A,0x69, +0x03,0x23,0xFF,0xD0,0xC2,0x83,0x00,0x0B,0x69,0x03, +0x77,0x01,0xCE,0x03,0x70,0x63,0xFE,0x0F,0x80,0x0B, +0x68,0x02,0xE3,0x01,0xCB,0x06,0x93,0x19,0x23,0x62, +0x03,0x80,0x11,0x68,0x04,0x63,0x07,0x07,0x4C,0x6C, +0x63,0x11,0x1A,0x8D,0x8D,0x90,0x38,0x38,0x0B,0x68, +0x02,0xCE,0x38,0x63,0x20,0x6C,0x48,0x70,0x81,0xB0, +0x3B,0x83,0x18,0x60,0xCE,0x0E,0x0C,0x68,0x03,0x1C, +0x0E,0x60,0x61,0x86,0x0E,0x70,0x33,0x10,0x1E,0x18, +0x0C,0x00,0x0A,0x68,0x02,0xE1,0xFF,0x00,0xC0,0x30, +0x0E,0x01,0x80,0x60,0x18,0x07,0x00,0xC0,0x30,0x11, +0xFF,0x80,0x04,0x89,0xE1,0x63,0xF7,0x33,0x23,0xC0, +0x06,0x68,0x01,0x63,0x09,0x62,0x4C,0x91,0xA0,0x30, +0x04,0x88,0xE1,0x63,0xF4,0xF0,0xE3,0xC0,0x07,0x38, +0x31,0xC2,0x07,0x05,0x21,0xB1,0x13,0x18,0x0A,0x10, +0xE2,0xA3,0xFF,0x03,0x11,0x59,0x98,0xC0,0x08,0x51, +0x02,0x87,0xC7,0xF6,0x18,0x3C,0xFE,0xF3,0x61,0xB1, +0xDF,0xE7,0xB0,0x08,0x69,0x02,0xA7,0x01,0xB8,0xFE, +0x73,0xD6,0x1B,0x9D,0xFC,0xDC,0x07,0x51,0x02,0x47, +0x8F,0xDC,0xEB,0x03,0x99,0xF8,0xF0,0x08,0x69,0x02, +0xA4,0x0C,0x76,0x7F,0x73,0xD6,0x1B,0x9C,0xFE,0x3B, +0x08,0x51,0x02,0x87,0x87,0xE7,0x33,0x0E,0x3F,0xD8, +0x0E,0x33,0xF0,0xF0,0x06,0x68,0x01,0x47,0x9F,0x31, +0x1F,0x6B,0x06,0x00,0x08,0x71,0xE2,0x87,0x67,0xF7, +0x3D,0x61,0xB9,0xCF,0xE3,0xB0,0x1B,0x1D,0xFC,0x7C, +0x08,0x69,0x02,0xA7,0x01,0xBC,0xFF,0x71,0xEE,0x18, +0x02,0x69,0x01,0x23,0x1B,0xCE,0x04,0x8F,0xE1,0x20, +0xC1,0xA7,0x66,0xF7,0x00,0x08,0x69,0x02,0x67,0x01, +0x8E,0xCE,0x6E,0x3C,0x1F,0x0D,0x88,0xCC,0x63,0x31, +0xC0,0x02,0x69,0x01,0x37,0xCC,0x0C,0x51,0x03,0x9B, +0x9C,0xFD,0xF7,0x39,0xEE,0x31,0x80,0x08,0x51,0x02, +0x9B,0xCF,0xF7,0x1E,0xE1,0x80,0x08,0x51,0x02,0x87, +0x87,0xE7,0x3D,0x61,0xB9,0xCF,0xC3,0xC0,0x08,0x71, +0xE2,0x9B,0x8F,0xE7,0x3D,0x61,0xB9,0xDF,0xCD,0xCA, +0xC0,0x08,0x71,0xE2,0x87,0x67,0xF7,0x3D,0x61,0xB9, +0xCF,0xE3,0xBA,0x03,0x05,0x51,0x01,0x9B,0x7D,0xCD, +0xC0,0x07,0x51,0x02,0x4F,0x9F,0xD8,0xDC,0x0F,0x03, +0x81,0xD8,0xDF,0xCF,0x80,0x04,0x68,0x01,0x65,0xA3, +0xF1,0xA1,0xC0,0x08,0x51,0x02,0xB7,0x0D,0x8E,0xFF, +0x3D,0x80,0x09,0x50,0x02,0x63,0x07,0x2C,0x68,0x36, +0x40,0xE0,0x10,0x0D,0x50,0x03,0x58,0x43,0x8C,0x71, +0x99,0x4D,0x0D,0xB6,0x14,0x52,0x0E,0x38,0x18,0xC0, +0x08,0x50,0x02,0x18,0x70,0xCC,0x3C,0x81,0x81,0xE4, +0x33,0x30,0xC0,0x09,0x70,0xE2,0x63,0x07,0x0C,0x61, +0x98,0x6C,0x81,0xE4,0x86,0x03,0x03,0xC0,0xE0,0x08, +0x50,0x02,0x23,0xFC,0x0E,0x0E,0x0E,0x0E,0x0E,0x0E, +0x08,0xFF,0x06,0x88,0xE1,0x83,0x8F,0xA3,0x0E,0x47, +0x07,0x2C,0xC1,0xE1,0xC0,0x02,0x8A,0xE1,0xB7,0xDE, +0x70,0x06,0x88,0xE1,0x9C,0x3C,0xA3,0x07,0x40,0xE3, +0xAC,0xC7,0x8E,0x00,0x0A,0x20,0x22,0xCE,0x03,0xF1, +0x47,0xE0,0x38,}; + +static const unsigned char Arial_13_index[] = { +0x00,0x00,0x10,0x05,0x00,0xF0,0x44, +0x0E,0x42,0x78,0x65,0x0D,0x21,0xD4,0x40,0x88,0x81, +0x22,0x25,0x84,0xD8,0x9F,0x15,0x22,0xD4,0x5F,0x0C, +0xF1,0xBE,0x3B,0x87,0xF1,0x0F,0x23,0x84,0xA4,0x9C, +0x93,0xF2,0x8C,0x55,0x4A,0xF1,0x6D,0x2F,0xC6,0xA0, +0xDC,0x1C,0x83,0xB4,0x7B,0x0F,0xC2,0x02,0x43,0x08, +0x85,0x13,0x23,0x04,0x8E,0x93,0xD2,0xFA,0x74,0x50, +0xEA,0x59,0x54,0xAC,0x25,0xB0,0xB8,0x57,0x6A,0xFA, +0x61,0x4C,0x71,0x96,0x34,0x06,0x90,0xD4,0x9A,0xD3, +0x64,0x6D,0x2D,0xB9,0xBE,0xB8,0xA7,0x2A,0xE8,0x9D, +0x83,0xBA,0x79,0x4F,0x51,0xED,0x3E,0x37,0xE6,0xFE, +0x20,0x1C,0x0C,0x83,0x10,0x96,0x19,0x43,0x98,0x8F, +0x13,0xE2,0xC4,0x63,0x8E,0x92,0x06,0x48,0xC9,0xE9, +0x57,0x2C,0x65,0xF0, +}; + +const ILI9341_t3_font_t Arial_13 = { + Arial_13_index, + 0, + Arial_13_data, + 1, + 0, + 32, + 126, + 0, + 0, + 11, + 5, + 5, + 3, + 5, + 5, + 19, + 13 +}; + + + +static const unsigned char Arial_14_data[] = { +0x00,0x00,0x01,0x40,0x02,0x72,0x01,0xB7,0xAC,0x46, +0x05,0x29,0x49,0xEF,0x60,0x0B,0x70,0x02,0xE0,0x33, +0x06,0x64,0x7F,0xF8,0x19,0x83,0x31,0x1F,0xFE,0x0C, +0xC4,0x33,0x00,0x09,0x89,0xF2,0xC1,0x01,0xF0,0xFE, +0x74,0xE3,0x20,0x78,0x0F,0x80,0xF0,0x2E,0x09,0xB2, +0x6E,0xB9,0xFC,0x3E,0x40,0x40,0x0F,0x71,0x04,0x4F, +0x03,0x23,0x30,0xC3,0x31,0x84,0x66,0x60,0x3C,0xC0, +0x00,0xDE,0x80,0x36,0x60,0x66,0x70,0x18,0xCC,0x30, +0x78,0x0C,0x71,0x03,0x43,0xC0,0x3F,0x08,0x63,0x03, +0x98,0x0F,0x80,0x78,0x07,0xC0,0x73,0x33,0x0D,0x98, +0x38,0xE3,0xC3,0xFB,0x0F,0x8C,0x02,0x29,0x49,0x2F, +0x05,0x91,0xE1,0x81,0x08,0x68,0x61,0x19,0x82,0x21, +0x83,0x04,0x08,0x05,0x90,0xE1,0x90,0x20,0xC8,0x30, +0x58,0x30,0xA0,0xC6,0x10,0x80,0x05,0x31,0x41,0xE0, +0x8F,0x89,0x0A,0x0A,0x51,0x0A,0xE8,0x30,0x8F,0xFE, +0x83,0x00,0x02,0x29,0xE9,0x63,0x85,0x00,0x05,0x10, +0x21,0xA3,0xE0,0x02,0x12,0x01,0x63,0x06,0x70,0x01, +0x60,0x39,0x1A,0x8C,0x96,0x23,0x00,0x09,0x71,0x02, +0xC7,0xC3,0xF8,0xC6,0xDC,0x1B,0x06,0x63,0x1F,0xC3, +0xE0,0x05,0x72,0x02,0xE0,0x63,0xBE,0xDE,0x8E,0x06, +0x09,0x71,0x02,0xC7,0xC3,0xF9,0xC7,0x60,0xE0,0x06, +0x03,0x01,0x80,0xC0,0x60,0x30,0x18,0x11,0xFF,0x09, +0x71,0x02,0xC7,0x83,0xF1,0xC6,0x61,0x80,0x60,0xF0, +0x3E,0x01,0xE0,0x06,0xC1,0xB8,0xE7,0xF0,0xF8,0x0A, +0x70,0x02,0xC0,0x20,0x0C,0x03,0x80,0xF2,0x06,0xC1, +0x98,0x63,0x18,0x64,0x7F,0xF2,0x06,0x00,0x09,0x71, +0x02,0xE1,0xFD,0x0C,0x06,0x01,0xBC,0x7F,0x98,0x38, +0x01,0xB0,0x6E,0x39,0xFC,0x3E,0x00,0x09,0x71,0x02, +0xC3,0xC1,0xF8,0xC7,0x70,0xD8,0x06,0xF1,0xFE,0x71, +0xE7,0x06,0x63,0x9F,0xC1,0xE0,0x09,0x71,0x02,0xE3, +0xFE,0x01,0x00,0xC0,0x60,0x11,0x01,0x89,0x18,0x49, +0x80,0x09,0x71,0x02,0xC7,0xC3,0xF9,0xC7,0x8C,0x1B, +0x8F,0x0F,0xE7,0x1E,0x30,0x6C,0x39,0xFC,0x3E,0x00, +0x09,0x71,0x02,0xC7,0x83,0xF9,0xC6,0x9C,0x1B,0x8E, +0x7F,0x8F,0x60,0x1B,0x06,0xE3,0x1F,0xC3,0xC0,0x02, +0x52,0x01,0x63,0xC2,0x30,0x02,0x6A,0xE9,0x63,0xC2, +0x38,0x50,0x09,0x49,0x12,0xC0,0x10,0x1C,0x3E,0x3C, +0x18,0x03,0xC0,0x3E,0x01,0xC0,0x10,0x09,0x31,0x22, +0xE3,0xFF,0x00,0x08,0xFF,0x80,0x09,0x49,0x12,0xD0, +0x07,0x00,0xF8,0x07,0x80,0x30,0x78,0xF8,0x70,0x10, +0x00,0x09,0x71,0x02,0xC7,0xC3,0xF9,0xC7,0x60,0xC0, +0x30,0x18,0x0E,0x07,0x03,0x88,0x18,0x00,0x10,0x30, +0x12,0x91,0xE4,0xC0,0x7F,0x00,0x3F,0xF8,0x0F,0x07, +0x83,0x80,0x38,0xE3,0xDB,0x18,0xFF,0x37,0x39,0xC6, +0xCE,0x18,0xD9,0x83,0x1B,0x30,0x47,0x66,0x18,0xCC, +0xE7,0x31,0xCF,0xFE,0x18,0xEF,0x03,0x80,0x0E,0x3C, +0x07,0x81,0xFF,0xE0,0x0F,0xE0,0x0D,0x70,0x03,0x60, +0x1C,0x12,0x1B,0x08,0x18,0xC0,0xC1,0x90,0x7F,0xC8, +0x60,0x34,0x60,0x0C,0x0A,0x72,0x03,0x5F,0xC3,0xFC, +0x61,0xD1,0x83,0x30,0xE8,0xFF,0x18,0x34,0x60,0x6C, +0x1D,0xFF,0x3F,0xC0,0x0C,0x71,0x03,0x81,0xE0,0x3F, +0xC3,0x83,0x18,0x0E,0xF0,0x01,0x80,0x66,0x06,0x38, +0x70,0xFF,0x01,0xE0,0x0B,0x72,0x03,0x9F,0xE1,0xFF, +0x18,0x39,0x81,0xB3,0x01,0xB0,0x33,0x07,0x3F,0xE3, +0xFC,0x00,0x0A,0x72,0x03,0x63,0xFF,0xAC,0x02,0x3F, +0xEA,0xC0,0x23,0xFF,0x09,0x72,0x03,0x23,0xFF,0x58, +0x08,0xFF,0x66,0x00,0x0D,0x71,0x03,0xC1,0xF8,0x1F, +0xF0,0xE0,0xE3,0x01,0xDC,0x02,0x8C,0x00,0x46,0x0F, +0xD8,0x03,0x30,0x0C,0xF0,0x71,0xFF,0x81,0xF8,0x0B, +0x71,0x03,0x73,0x01,0xC7,0xFF,0xCC,0x06,0x02,0x72, +0x01,0xB7,0xDC,0x07,0x71,0x02,0xB4,0x1C,0x83,0x8C, +0x6F,0xC7,0x80,0x0B,0x72,0x03,0x58,0x39,0x87,0x18, +0xE1,0x9C,0x1B,0x81,0xB0,0x1F,0x01,0xF8,0x19,0xC1, +0x8C,0x18,0x61,0x87,0x18,0x39,0x81,0xC0,0x08,0x72, +0x02,0xF7,0x02,0xF0,0x23,0xFC,0x0D,0x71,0x03,0xDC, +0x07,0x9F,0x07,0xD6,0xC6,0xE7,0x36,0x6C,0x51,0xC6, +0x38,0xC0,0x0B,0x71,0x03,0x58,0x0D,0xC0,0xE3,0xC1, +0xB6,0x1C,0x66,0x38,0xC6,0x6C,0x37,0x18,0x3D,0x81, +0xD8,0x0C,0x0D,0x71,0x03,0xC1,0xF0,0x1F,0xF0,0xE0, +0xE3,0x01,0xB3,0x00,0x66,0x03,0x1C,0x1C,0x3F,0xE0, +0x3E,0x00,0x0A,0x72,0x03,0x5F,0xE3,0xFE,0x60,0xF3, +0x81,0xB0,0x77,0xFC,0xFF,0x2F,0x00,0x0D,0x71,0x03, +0xC1,0xF0,0x1F,0xF0,0xE0,0xE3,0x01,0xB3,0x00,0x66, +0x1B,0x1C,0x38,0x3F,0xE0,0x3E,0xE0,0x0B,0x72,0x03, +0x9F,0xE1,0xFF,0x18,0x3A,0x30,0x33,0x07,0x3F,0xE3, +0xFC,0x31,0x83,0x0C,0x30,0xE3,0x07,0x30,0x33,0x03, +0x80,0x0B,0x71,0x03,0x43,0xF0,0x7F,0x8E,0x1C,0xC0, +0xCC,0x00,0x70,0x03,0xE0,0x07,0x80,0x0E,0x30,0x19, +0xC3,0x9F,0xF0,0x7E,0x00,0x0A,0x71,0x03,0x23,0xFF, +0xD0,0xC2,0xC3,0x00,0x0B,0x71,0x03,0x77,0x01,0xD6, +0x03,0x30,0x63,0xFE,0x0F,0x80,0x0D,0x70,0x03,0x63, +0x00,0x72,0xC0,0x68,0x30,0x64,0x8C,0x62,0x03,0x61, +0x00,0xE0,0x13,0x70,0x04,0xE3,0x03,0x81,0xCB,0x0D, +0x86,0x86,0x31,0x8D,0x06,0x63,0x32,0x4D,0x83,0x64, +0x0E,0x03,0x80,0x0D,0x70,0x03,0x4E,0x0E,0x1C,0x70, +0x31,0x80,0xEE,0x01,0xB0,0x90,0x70,0x03,0x60,0x1D, +0xC0,0xE3,0x83,0x06,0x1C,0x1C,0xE0,0x38,0x0C,0x70, +0x03,0x1C,0x0E,0x60,0x61,0x86,0x0E,0x70,0x33,0x01, +0xD8,0x07,0x86,0x83,0x00,0x0B,0x70,0x03,0x21,0xFF, +0x80,0x30,0x06,0x40,0x18,0x03,0x00,0x60,0x81,0x80, +0x30,0x06,0x01,0x1F,0xFC,0x04,0x91,0xE1,0x63,0xF7, +0x37,0x23,0xC0,0x06,0x70,0x01,0x63,0x09,0x62,0x8C, +0x91,0xA0,0x30,0x04,0x90,0xE1,0x63,0xF4,0xF4,0xE3, +0xC0,0x07,0x38,0x39,0xC2,0x07,0x05,0x21,0xB1,0x13, +0x18,0x0B,0x10,0xE2,0xE3,0xFF,0x80,0x03,0x19,0x59, +0x98,0xC4,0x09,0x51,0x02,0x87,0xC7,0xF9,0x86,0x07, +0x8F,0xE7,0x99,0x86,0x63,0x9F,0xE3,0xCC,0x09,0x71, +0x02,0xEB,0x00,0xDE,0x3F,0xCE,0x3D,0x60,0xDC,0x77, +0xF9,0xBC,0x08,0x51,0x02,0x87,0x87,0xE7,0x3D,0x60, +0x39,0xCF,0xC3,0xC0,0x09,0x71,0x02,0xE8,0x06,0x3D, +0x9F,0xEE,0x3D,0x60,0xDC,0x73,0xFC,0x7B,0x09,0x51, +0x02,0xC7,0xC3,0xF9,0xC6,0x60,0xE3,0xFE,0xC0,0x38, +0x67,0xF0,0xF8,0x06,0x71,0x01,0x87,0x9F,0x86,0x23, +0xED,0x60,0xC0,0x09,0x71,0xE2,0xC7,0xB3,0xFD,0xC7, +0xAC,0x1B,0x8E,0x7F,0x8F,0x60,0x1B,0x0E,0xFF,0x0F, +0x80,0x08,0x71,0x02,0xAB,0x01,0xBC,0xFF,0x71,0xEE, +0x18,0x02,0x71,0x01,0x23,0x83,0x79,0xC0,0x04,0x97, +0xE1,0x20,0xE0,0x34,0xEC,0xDE,0xE0,0x08,0x71,0x02, +0x6B,0x01,0x8E,0xCE,0x6E,0x47,0xC3,0x71,0x98,0xCE, +0x63,0x31,0xC0,0x02,0x71,0x01,0x37,0xDC,0x0E,0x51, +0x04,0x1B,0xCF,0x3F,0xBF,0x71,0xC7,0xB8,0x61,0x80, +0x08,0x51,0x02,0x9B,0xCF,0xF7,0x1E,0xE1,0x80,0x09, +0x51,0x02,0xC7,0xC3,0xF9,0xC7,0xAC,0x1B,0x8E,0x7F, +0x0F,0x80,0x09,0x71,0xE2,0xDB,0xC7,0xF9,0xC7,0xAC, +0x1B,0x8C,0xFF,0x37,0x95,0x80,0x09,0x71,0xE2,0xC7, +0xB3,0xFD,0xC7,0xAC,0x19,0x8E,0x7F,0x8F,0x74,0x03, +0x05,0x51,0x01,0x9B,0x7D,0xCD,0xC0,0x08,0x51,0x02, +0x8F,0x8F,0xE6,0x1B,0x80,0xF0,0x1E,0x03,0xB0,0xCF, +0xE3,0xE0,0x05,0x68,0x01,0x65,0x91,0xFC,0x61,0xE3, +0x80,0x08,0x51,0x02,0xB7,0x0D,0x8E,0xFF,0x3D,0x80, +0x09,0x50,0x02,0x63,0x07,0x2C,0x68,0x36,0x40,0xE0, +0x10,0x0D,0x50,0x03,0x58,0x43,0x8C,0x71,0x99,0x4D, +0x0D,0xB6,0x14,0x52,0x0E,0x38,0x18,0xC0,0x09,0x50, +0x02,0x58,0x33,0x1A,0x0D,0x90,0x38,0x83,0x61,0x8C, +0xC1,0x80,0x09,0x70,0xE2,0x63,0x07,0x0C,0x61,0x98, +0x6C,0x81,0xE4,0x86,0x03,0x03,0xC0,0xE0,0x09,0x50, +0x02,0x61,0xFE,0x03,0x81,0xC1,0xE0,0xE0,0x70,0x38, +0x11,0xFF,0x06,0x90,0xE1,0x83,0x8F,0xB3,0x0E,0x47, +0x07,0x2C,0xC1,0xE1,0xC0,0x02,0x92,0xE1,0xB7,0xDE, +0xB0,0x06,0x90,0xE1,0x9C,0x3C,0xB3,0x07,0x40,0xE3, +0xAC,0xC7,0x8E,0x00,0x09,0x21,0x22,0xCE,0x07,0xC5, +0x1F,0x03,0x80,}; +/* font data size: 1313 bytes */ + +static const unsigned char Arial_14_index[] = { +0x00,0x00,0x10,0x05,0x00,0xF0,0x42, +0x0E,0x02,0x88,0x6A,0x0D,0xC1,0xEC,0x44,0x08,0xF1, +0x30,0x27,0x85,0x18,0xA7,0x16,0x22,0xFC,0x64,0x0D, +0xB1,0xDE,0x40,0x88,0xA9,0x28,0x26,0xE5,0x28,0xAE, +0x96,0x32,0xD4,0x5E,0x4C,0x11,0x91,0x34,0x87,0x48, +0xF2,0x1F,0x84,0x18,0x87,0x91,0x52,0x34,0x49,0xA9, +0x59,0x2D,0xA6,0x54,0xFC,0xA1,0x94,0xB2,0xAA,0x57, +0xCB,0x35,0x70,0xAF,0x96,0x22,0xC6,0x99,0x33,0x36, +0x69,0x6D,0x91,0xBA,0xB8,0x97,0x22,0xE6,0xDD,0x1B, +0xAD,0x76,0x6E,0xE1,0xE4,0x3D,0x67,0xC4,0xFC,0x1F, +0xFC,0x09,0x83,0x70,0x96,0x16,0x43,0x58,0x8B,0x12, +0xA2,0xB4,0x5F,0x8D,0x91,0xEA,0x44,0x48,0xF9,0x3D, +0x29,0xE5,0x84,0xBB,0x99,0x93,0x6A,0x75,0x4F,0x8A, +0x0B,0x42,0xE8,0xC0, +}; +/* font index size: 131 bytes */ + +const ILI9341_t3_font_t Arial_14 = { + Arial_14_index, + 0, + Arial_14_data, + 1, + 0, + 32, + 126, + 0, + 0, + 11, + 5, + 5, + 3, + 5, + 5, + 21, + 14 +}; + + + +static const unsigned char Arial_16_data[] = { +0x00,0x00,0x01,0x80,0x02,0x82,0x01,0xB7,0xBE,0x08, +0xC0,0x06,0x31,0x52,0x33,0x30,0x0C,0x80,0x03,0x24, +0x31,0x83,0x19,0x1F,0xFF,0x03,0x19,0x06,0x31,0x1F, +0xFE,0x31,0x89,0x63,0x00,0x0A,0x99,0xF3,0x01,0x00, +0xF8,0x3F,0xCE,0x9D,0x91,0xB2,0x07,0x40,0x78,0x07, +0xE0,0x3E,0x04,0xE0,0x8E,0x32,0x33,0x4C,0x7F,0x87, +0xC4,0x04,0x00,0x12,0x81,0x05,0x07,0x00,0xC1,0xB0, +0x30,0x63,0x06,0x0C,0x61,0x82,0x31,0x8C,0x06,0x33, +0x00,0x6C,0x67,0x07,0x19,0xB4,0x00,0xCC,0x70,0x06, +0x31,0x81,0x86,0x30,0x60,0x6C,0x0C,0x07,0x00,0x0D, +0x81,0x03,0xC1,0xC0,0x0F,0x82,0x4C,0x60,0x1B,0x00, +0x7C,0x01,0xC0,0x1D,0x80,0x63,0x33,0x06,0xCC,0x1E, +0x30,0x38,0x61,0xA1,0xFE,0x61,0xE1,0x00,0x02,0x31, +0x51,0x33,0x05,0xA1,0xE1,0xC1,0x08,0x61,0x21,0x9B, +0x86,0x21,0x82,0x0C,0x10,0x20,0x05,0xA1,0xE1,0xD0, +0x20,0xC1,0x20,0xDA,0x30,0xE0,0xC2,0x18,0x42,0x00, +0x08,0x39,0x4A,0x60,0x61,0xFF,0x07,0x86,0x61,0x20, +0x0A,0x51,0x1B,0x68,0x30,0x8F,0xFE,0x83,0x00,0x02, +0x2A,0xE9,0xA3,0x85,0x00,0x06,0x10,0x29,0xE3,0xF0, +0x02,0x12,0x01,0xA3,0x07,0x80,0x01,0xA0,0x1C,0x86, +0x91,0x92,0x62,0x58,0x38,0x30,0x00,0x0A,0x81,0x03, +0x03,0xC0,0xFE,0x86,0x1B,0x70,0x36,0x07,0x0C,0x30, +0xFC,0x0F,0x00,0x06,0x82,0x03,0x20,0x30,0xE7,0xDD, +0xA3,0xD0,0xE4,0x30,0x0A,0x81,0x03,0x07,0xE1,0xFE, +0x70,0xEC,0x0E,0x40,0x30,0x0C,0x03,0x00,0xC0,0x30, +0x0C,0x03,0x00,0xC0,0x47,0xFE,0x0A,0x81,0x03,0x07, +0xC1,0xFC,0x71,0xCC,0x18,0x03,0x00,0xC0,0x70,0x0F, +0x00,0x34,0x80,0x6C,0x0D,0xC3,0x1F,0xE1,0xF0,0x0A, +0x81,0x03,0x00,0x60,0x1C,0x80,0xF2,0x06,0xC1,0x98, +0x73,0x0C,0x63,0x0C,0x8F,0xFE,0x80,0xC0,0x0A,0x81, +0x03,0x20,0xFE,0x96,0x00,0xFC,0x3F,0xE6,0x0D,0x40, +0x1B,0x03,0x70,0xC7,0xF8,0x7C,0x00,0x0A,0x81,0x03, +0x03,0xE0,0xFE,0x30,0xE6,0x0E,0x30,0x06,0x78,0xFF, +0x9C,0x3D,0x60,0x66,0x18,0xFF,0x07,0x80,0x0A,0x81, +0x03,0x23,0xFF,0x00,0x40,0x18,0x06,0x40,0x31,0x01, +0x84,0x8C,0x01,0x02,0x4C,0x00,0x0A,0x81,0x03,0x03, +0xC0,0xFC,0xA6,0x1A,0x0F,0xC3,0x0D,0x58,0x19,0x86, +0x3F,0xC1,0xE0,0x0A,0x81,0x03,0x03,0xC1,0xFC,0x30, +0xCC,0x0A,0x70,0x37,0x0E,0x7F,0xC7,0x9C,0x00,0x6C, +0x19,0xC7,0x1F,0xC1,0xF0,0x02,0x62,0x01,0xA3,0xD0, +0x46,0x02,0x7A,0xE9,0xA3,0xD0,0x47,0x0A,0x0B,0x59, +0x13,0x40,0x04,0x01,0xC0,0xF8,0x3C,0x0F,0x01,0x80, +0x0F,0x00,0x3C,0x00,0xF8,0x01,0xC0,0x04,0x0B,0x39, +0x23,0x63,0xFF,0xC8,0x00,0x8F,0xFE,0x0B,0x59,0x13, +0x50,0x01,0xC0,0x0F,0x80,0x1E,0x00,0x78,0x00,0xC0, +0x78,0x1E,0x0F,0x81,0xC0,0x10,0x00,0x0A,0x81,0x03, +0x07,0xE1,0xFE,0x70,0xEC,0x0C,0x01,0x80,0x70,0x1C, +0x07,0x00,0xC4,0x86,0x10,0x00,0x40,0x60,0x14,0xA9, +0xDD,0x80,0x3F,0x00,0x07,0xFE,0x00,0xF0,0x3C,0x06, +0x00,0x60,0x63,0x99,0x87,0x7E,0xCE,0x37,0x1C,0x31, +0xB0,0x61,0x9B,0x83,0x0D,0x1B,0x03,0x0C,0xD8,0x30, +0xC6,0xC1,0x8E,0x37,0x1C,0xE1,0xDF,0xFE,0x06,0x71, +0xC0,0x38,0x00,0x18,0xE0,0x03,0x83,0xC0,0x78,0x0F, +0xFF,0x80,0x0F,0xE0,0x00,0x0F,0x80,0x03,0xE0,0x0E, +0x04,0x03,0x60,0x07,0x70,0x80,0xC6,0x10,0x30,0x62, +0x0F,0xFE,0x0C,0x06,0x43,0x00,0x68,0xC0,0x06,0x0C, +0x82,0x03,0xDF,0xF0,0xFF,0xC6,0x07,0x4E,0x03,0x30, +0x32,0x3F,0xF1,0x80,0xD3,0x80,0x6C,0x07,0x7F,0xF3, +0xFE,0x00,0x0E,0x81,0x04,0x00,0xF8,0x07,0xFC,0x1C, +0x1C,0x60,0x18,0xC0,0x1E,0x60,0x00,0x60,0x0C,0xC0, +0x30,0xE0,0xE0,0xFF,0x80,0xFC,0x00,0x0D,0x82,0x04, +0x1F,0xF0,0x7F,0xF1,0x80,0xE6,0x01,0x98,0x07,0xCC, +0x01,0xC6,0x01,0x98,0x1C,0x7F,0xF1,0xFF,0x00,0x0C, +0x82,0x03,0xE3,0xFF,0xEF,0x00,0x23,0xFF,0xAF,0x00, +0x23,0xFF,0xC0,0x0A,0x82,0x03,0x63,0xFF,0xBC,0x02, +0x3F,0xED,0xC0,0x00,0x0F,0x81,0x04,0x40,0xFC,0x03, +0xFF,0x07,0x03,0x8E,0x01,0x8C,0x00,0xE7,0x00,0x04, +0x60,0x7F,0x60,0x03,0x30,0x03,0x38,0x03,0x1C,0x0F, +0x0F,0xFE,0x03,0xF0,0x0C,0x82,0x04,0x37,0x00,0xE3, +0xFF,0xF7,0x00,0xC0,0x02,0x82,0x01,0xB7,0xDE,0x30, +0x08,0x81,0x02,0xF4,0x0E,0x80,0xE3,0x0D,0xCE,0x7E, +0x1E,0x00,0x0D,0x82,0x03,0xD8,0x0E,0x60,0x71,0x83, +0x86,0x1C,0x18,0xE0,0x67,0x01,0xB8,0x07,0xE0,0x1F, +0xC0,0x73,0x81,0x87,0x06,0x0E,0x18,0x18,0x60,0x71, +0x80,0xE6,0x01,0xC0,0x09,0x82,0x03,0x37,0x01,0xB8, +0x08,0xFF,0x80,0x0F,0x82,0x04,0xDC,0x01,0xE7,0xC0, +0x7C,0xEC,0x1B,0x9C,0xC6,0x73,0x8D,0x8E,0x70,0xE1, +0x80,0x0C,0x82,0x04,0x18,0x06,0xE0,0x38,0xF0,0x38, +0xD8,0x36,0x61,0xC6,0x31,0xB0,0xCE,0x30,0x6E,0x30, +0x3D,0x80,0xEC,0x03,0x0F,0x81,0x04,0x40,0xF8,0x03, +0xFE,0x07,0x07,0x0E,0x03,0x8C,0x01,0xB3,0x00,0x19, +0x80,0x31,0xC0,0x70,0xE0,0xE0,0x7F,0xC0,0x1F,0x00, +0x0C,0x82,0x03,0xDF,0xF0,0xFF,0xE6,0x03,0x56,0x01, +0xB0,0x19,0xFF,0xCF,0xF8,0xCC,0x00,0x0F,0x89,0xFC, +0x40,0xF8,0x03,0xFE,0x07,0x07,0x0E,0x03,0x8C,0x01, +0xB3,0x00,0x19,0x80,0x31,0xC3,0xB0,0xE0,0xE0,0x7F, +0xE0,0x1F,0xB8,0x00,0x08,0x0C,0x82,0x04,0x1F,0xF8, +0xFF,0xE6,0x03,0xCE,0x01,0xB0,0x1D,0xFF,0xCF,0xFC, +0x61,0x83,0x06,0x18,0x38,0xC0,0xE6,0x03,0x30,0x1D, +0x80,0x60,0x0D,0x81,0x03,0xC1,0xF8,0x1F,0xF0,0xE0, +0xE8,0x60,0x19,0xC0,0x03,0xC0,0x07,0xF0,0x03,0xF0, +0x00,0xF1,0x80,0x33,0x00,0xCE,0x0E,0x1F,0xF8,0x1F, +0x80,0x0C,0x81,0x03,0xA3,0xFF,0xF4,0x18,0x34,0x18, +0x00,0x0C,0x82,0x04,0x37,0x00,0xEF,0x00,0xDC,0x0E, +0x70,0xE1,0xFE,0x07,0xE0,0x0F,0x80,0x03,0xD8,0x00, +0xDC,0x01,0xE1,0x80,0x34,0x18,0x0C,0x1C,0x1C,0x81, +0x83,0x12,0x18,0xC2,0x01,0xB0,0x01,0xF0,0x00,0xE0, +0x00,0x15,0x80,0x05,0x63,0x01,0xC0,0x74,0xC1,0xB0, +0x6A,0x31,0x8C,0x65,0x0D,0x83,0x62,0x03,0x80,0xE0, +0x0F,0x80,0x03,0xCE,0x03,0x87,0x07,0x03,0x06,0x01, +0x8C,0x01,0xDC,0x00,0xD8,0x24,0x0E,0x00,0x1B,0x00, +0x31,0x80,0x71,0xC0,0x60,0xC0,0xC0,0x61,0xC0,0x73, +0x80,0x38,0x0E,0x80,0x03,0x9C,0x03,0x98,0x06,0x18, +0x18,0x38,0x70,0x30,0xC0,0x33,0x00,0x7E,0x00,0x78, +0x34,0x0C,0x00,0x18,0x00,0x0C,0x80,0x03,0x61,0xFF, +0xC0,0x0D,0x00,0x18,0x01,0x80,0x18,0x40,0x30,0x03, +0x00,0x30,0x10,0x60,0x06,0x00,0x8F,0xFF,0x04,0xA1, +0xE1,0xA3,0xF7,0x37,0x23,0x23,0xC0,0x07,0x80,0x01, +0xA3,0x04,0xB0,0x93,0x12,0x32,0x43,0x03,0x81,0x80, +0x04,0xA1,0xE1,0xA3,0xF4,0xF4,0xE0,0xE3,0xC0,0x0A, +0x48,0x3A,0xC1,0x84,0x0F,0x12,0x66,0x43,0x0C,0xC0, +0xC0,0x0C,0x10,0xE3,0x23,0xFF,0xC0,0x03,0x19,0x69, +0xD8,0xC4,0x0A,0x61,0x03,0x07,0xC1,0xFC,0x8C,0x18, +0x0F,0x1F,0xE3,0xCD,0x18,0x33,0x0E,0x3F,0xC7,0xCC, +0x0A,0x81,0x03,0x2B,0x00,0x6F,0x0F,0xF9,0xC3,0x66, +0x06,0xE1,0x9F,0xF3,0x78,0x09,0x61,0x02,0xC3,0xC3, +0xF8,0xC7,0x60,0xEB,0x00,0xC1,0x98,0xE7,0xF0,0x78, +0x0A,0x81,0x03,0x28,0x03,0x0F,0x67,0xFC,0xC3,0xE6, +0x06,0xE1,0xCF,0xF8,0x7B,0x0A,0x61,0x03,0x03,0xC1, +0xFE,0x30,0xCC,0x0E,0x3F,0xF8,0xC0,0x1C,0x19,0xC6, +0x1F,0xC1,0xE0,0x07,0x80,0x01,0xC3,0xC7,0xE0,0xC4, +0x7E,0xD3,0x12,0x60,0x0A,0x81,0xE3,0x03,0xD9,0xFF, +0x30,0xEE,0x0E,0xB0,0x36,0x0E,0x61,0xCF,0xF8,0x7B, +0x00,0x6C,0x19,0xFF,0x0F,0x80,0x09,0x81,0x02,0xEB, +0x00,0xDE,0x3F,0xCE,0x3E,0xE0,0xE3,0x06,0x02,0x81, +0x01,0x63,0x83,0x7B,0xC0,0x04,0xA7,0xE1,0x20,0xE0, +0x34,0xF4,0xDE,0xE0,0x09,0x81,0x02,0xAB,0x00,0xC3, +0xB1,0xCC,0xE3,0x70,0xF8,0x3F,0x0E,0xC3,0x38,0xC6, +0x31,0xCC,0x33,0x0E,0x02,0x81,0x01,0x37,0xDE,0x30, +0x10,0x61,0x04,0x9B,0xC7,0x8F,0xF7,0xE7,0x1E,0x3E, +0xE0,0xC1,0xC6,0x0C,0x18,0x09,0x61,0x02,0xDB,0xC7, +0xF9,0xC7,0xDC,0x1C,0x60,0xC0,0x0B,0x61,0x03,0x43, +0xE0,0x7F,0x0E,0x39,0xC1,0xEB,0x01,0xB8,0x39,0xC7, +0x0F,0xE0,0x7C,0x00,0x0A,0x81,0xE3,0x1B,0xC3,0xFE, +0x70,0xD9,0x81,0xB8,0x67,0xF8,0xDE,0x2B,0x00,0x0A, +0x81,0xE3,0x03,0xD9,0xFF,0x30,0xF9,0x81,0x98,0x73, +0xFE,0x1E,0xE8,0x03,0x06,0x61,0x01,0xDB,0xBF,0x71, +0xB8,0x46,0x00,0x09,0x61,0x02,0xC7,0xC3,0xF9,0x83, +0x60,0x1E,0x03,0xF0,0x3F,0x01,0xC0,0x36,0x1C,0xFE, +0x1F,0x00,0x05,0x80,0x01,0x84,0x96,0x47,0xF5,0x86, +0x1E,0x38,0x09,0x61,0x02,0xF7,0x07,0x18,0x37,0x1C, +0xFF,0x1E,0xC0,0x0B,0x60,0x02,0xE3,0x01,0xC3,0x06, +0x93,0x19,0x03,0x62,0x03,0x80,0x10,0x00,0x0F,0x60, +0x03,0xD8,0x20,0xE3,0x0E,0x19,0x8A,0x31,0x9B,0x30, +0x9B,0x24,0x1B,0x6C,0x0A,0x28,0x81,0xC7,0x00,0xC6, +0x00,0x0A,0x60,0x02,0x9C,0x39,0x86,0x83,0x30,0x3C, +0x40,0x60,0x1E,0x20,0xCC,0x30,0xCE,0x1C,0x0B,0x80, +0xE2,0xE3,0x01,0xC3,0x06,0x18,0x61,0x8C,0x81,0x99, +0x01,0xE0,0x0E,0x00,0xC0,0x1C,0x01,0x80,0xF8,0x0F, +0x00,0x0A,0x60,0x02,0xE1,0xFF,0x00,0xE0,0x38,0x0E, +0x03,0x80,0xE0,0x38,0x0E,0x03,0x80,0x8F,0xFC,0x06, +0xA0,0xE1,0xC3,0x8F,0xC3,0x0C,0x47,0x06,0x30,0xC1, +0xE1,0xC0,0x02,0xAA,0xD9,0xB7,0xDF,0x70,0x06,0xA1, +0xE1,0xDC,0x3C,0xC3,0x07,0x40,0xE3,0xB0,0xC7,0x8E, +0x00,0x0B,0x21,0x33,0x4F,0x01,0xFC,0x51,0xFC,0x07, +0x80,}; +/* font data size: 1551 bytes */ + +static const unsigned char Arial_16_index[] = { +0x00,0x00,0x10,0x05,0x81,0x00,0x46,0x0F,0xC3, +0x18,0x80,0x10,0x82,0x48,0x50,0x0A,0xA1,0x66,0x2E, +0x45,0xF0,0xC2,0x19,0xE3,0x7C,0x75,0x10,0x02,0x2E, +0x4A,0x89,0xE9,0x52,0x2C,0x85,0xD4,0xC5,0x99,0x13, +0x30,0x6B,0x0D,0xA9,0xC9,0x3B,0xC8,0x5D,0x17,0xA4, +0x64,0xBE,0x9D,0x54,0x1A,0x8E,0x55,0x8A,0xD9,0x5E, +0x2C,0x85,0xD0,0xBC,0x58,0x1B,0x1A,0x66,0x8D,0x15, +0xB0,0xB7,0xC7,0x32,0xE8,0xDD,0x8B,0xCB,0x7B,0xCF, +0xFA,0x0A,0xC2,0xC8,0x6B,0x10,0xA2,0x5C,0x57,0x8B, +0xB1,0x8A,0x3A,0x48,0x39,0x25,0x28,0x65,0x9C,0xBE, +0x9A,0x93,0x82,0x73,0xCF,0x0A,0x09,0x42,0xA8,0xCD, +0x24,0xA6,0xD5,0x16,0xAA,0x55,0xDA,0xE1,0x5E,0xAC, +0x2D,0x94,0xB5,0x76,0xF2,0xE9,0xDE,0x5B,0xE5,0x7E, +0x30,0x28, +}; +/* font index size: 131 bytes */ + +const ILI9341_t3_font_t Arial_16 = { + Arial_16_index, + 0, + Arial_16_data, + 1, + 0, + 32, + 126, + 0, + 0, + 11, + 5, + 5, + 3, + 5, + 5, + 23, + 16 +}; + + + +static const unsigned char Arial_18_data[] = { +0x00,0x00,0x01,0xC0,0x02,0x93,0x02,0x37,0xDE,0x08, +0xC0,0x07,0x31,0x62,0x73,0x18,0x0E,0x90,0x03,0xA0, +0x18,0x60,0x71,0x90,0x18,0x64,0x7F,0xFF,0x43,0x0C, +0x47,0xFF,0xF0,0x61,0x80,0xC7,0x08,0x61,0x80,0x0B, +0xA9,0xF3,0x80,0x80,0x3E,0x0F,0xF8,0xC9,0x98,0x8E, +0x31,0x03,0x90,0x1F,0x00,0xFC,0x01,0xF0,0x13,0x40, +0x23,0x62,0x37,0x27,0x32,0xE3,0xFE,0x0F,0x88,0x04, +0x00,0x13,0x91,0x05,0x87,0x80,0xC0,0xFC,0x1C,0x1C, +0xE1,0x81,0x86,0x38,0x18,0x63,0x01,0x86,0x70,0x18, +0x66,0x01,0xCE,0xE0,0x0F,0xCC,0xF0,0x79,0x9F,0x80, +0x1B,0x9E,0x00,0x66,0x1C,0x01,0x8C,0x30,0x30,0xE7, +0x03,0x07,0xE0,0x60,0x3C,0x0F,0x91,0x04,0x41,0xF0, +0x03,0xF8,0x07,0x1C,0x20,0xC1,0x80,0xE3,0x80,0x77, +0x00,0x3E,0x00,0x78,0x00,0xEC,0x01,0x86,0x33,0x07, +0x73,0x03,0xE3,0x01,0xC3,0x81,0xE1,0xC3,0xF0,0xFF, +0x78,0x7C,0x30,0x02,0x31,0x61,0x73,0x06,0xBA,0xDA, +0x01,0x86,0x83,0x25,0x8D,0xC2,0x30,0x96,0x20,0xC0, +0xC0,0xC0,0x06,0xB8,0xDA,0x18,0x18,0x83,0x24,0x6D, +0x0C,0x18,0x78,0x18,0x74,0x18,0x61,0x80,0x08,0x41, +0x52,0xA0,0x61,0x36,0xFF,0x83,0xC3,0x30,0x90,0x0C, +0x61,0x1B,0xEC,0x18,0x23,0xFF,0xEC,0x18,0x00,0x02, +0x32,0xE1,0xE3,0x85,0xA0,0x06,0x11,0x2A,0x23,0xF0, +0x02,0x12,0x01,0xE3,0x07,0x90,0x01,0xE0,0x1C,0x86, +0x0E,0x91,0x94,0x62,0x58,0x46,0x00,0x0C,0x91,0x03, +0x83,0xF0,0x3F,0xC3,0x87,0x18,0x1B,0x70,0x0E,0x70, +0x0C,0xC0,0xC7,0x0E,0x1F,0xE0,0x7E,0x00,0x07,0x92, +0x03,0xA0,0x18,0x78,0xFB,0xDB,0x9E,0x83,0xB0,0x60, +0x0C,0x91,0x03,0x83,0xF0,0x3F,0xC3,0x87,0x30,0x1D, +0x80,0x70,0x00,0x70,0x00,0xC0,0x0C,0x00,0xC0,0x0C, +0x01,0xC0,0x1C,0x01,0x80,0x18,0x02,0x3F,0xFC,0x0C, +0x91,0x03,0x83,0xE0,0x3F,0xC3,0x86,0x38,0x19,0x80, +0xC0,0x06,0x00,0xE0,0x3E,0x01,0xF8,0x00,0x60,0x03, +0xC0,0x01,0xB0,0x0D,0xC0,0xE6,0x0E,0x1F,0xE0,0x7C, +0x00,0x0C,0x91,0x03,0x80,0x18,0x01,0xC8,0x03,0xC0, +0x36,0x03,0xB0,0x19,0x81,0x8C,0x1C,0x60,0xC3,0x0C, +0x18,0xE0,0xC8,0xFF,0xFA,0x00,0xC0,0x0C,0x91,0x03, +0xA0,0xFF,0x8E,0x01,0x2C,0x00,0x6F,0x87,0xFE,0x38, +0x38,0x00,0xF2,0x00,0x6C,0x03,0x60,0x31,0x83,0x87, +0xF8,0x1F,0x00,0x0C,0x91,0x03,0x81,0xF0,0x3F,0xC1, +0x87,0x18,0x1C,0xC0,0x6C,0x00,0x67,0xC3,0x7F,0x1E, +0x1C,0xE0,0x7A,0xC0,0x33,0x03,0x1C,0x38,0x7F,0x80, +0xF8,0x0C,0x91,0x03,0xA3,0xFF,0xC0,0x0D,0x00,0x19, +0x00,0x31,0x00,0x61,0x00,0xC1,0x21,0x81,0x43,0x00, +0x0C,0x91,0x03,0x81,0xE0,0x3F,0xC3,0x86,0x4B,0x03, +0x0C,0x30,0x3F,0x03,0xFC,0x38,0x73,0x81,0xE7,0x00, +0xD8,0x0E,0x70,0x61,0xFE,0x07,0xE0,0x0C,0x91,0x03, +0x83,0xE0,0x3F,0xC3,0x87,0x38,0x1A,0xB0,0x0D,0xC0, +0xE7,0x0F,0x1F,0xD8,0x7C,0xC0,0x07,0x18,0x0C,0x60, +0xC3,0xFC,0x07,0xC0,0x02,0x6A,0x01,0xE3,0xD2,0x08, +0xC0,0x02,0x8A,0xE1,0xE3,0xD2,0x08,0xE1,0x68,0x0C, +0x59,0x1B,0xC0,0x02,0x00,0xF0,0x1F,0x03,0xC0,0xF0, +0x0C,0x00,0x3C,0x00,0x3C,0x00,0x7C,0x00,0xF0,0x00, +0x80,0x0C,0x41,0x2B,0xE3,0xFF,0xE8,0x00,0x23,0xFF, +0xC0,0x0C,0x59,0x1B,0xD0,0x00,0xF0,0x03,0xE0,0x03, +0xC0,0x03,0xC0,0x03,0x00,0xF0,0x3C,0x0F,0x80,0xF0, +0x04,0x00,0x00,0x0C,0x91,0x03,0x83,0xF0,0x3F,0xC3, +0x87,0x38,0x1D,0x80,0x60,0x03,0x00,0x38,0x03,0x80, +0x38,0x03,0x80,0x18,0x48,0x30,0x40,0x00,0x40,0x30, +0x00,0x17,0xB9,0xDE,0x40,0x1F,0xC0,0x00,0x7F,0xF8, +0x01,0xF0,0x3C,0x03,0x80,0x0E,0x07,0x00,0x07,0x06, +0x0F,0x33,0x0C,0x3F,0xB3,0x8C,0x70,0xF1,0x8C,0xE0, +0x61,0x98,0xC0,0x61,0xA3,0x30,0x0C,0x33,0x30,0x0C, +0x63,0x30,0x18,0x63,0x30,0x38,0xE3,0x98,0x79,0xC1, +0x9F,0xFF,0x81,0xC7,0x8E,0x18,0xE0,0x00,0x30,0x70, +0x00,0xE0,0x3C,0x03,0xC0,0x1F,0xFF,0x80,0x03,0xFC, +0x00,0x0F,0x91,0x04,0x60,0x0E,0x04,0x83,0x60,0x80, +0xC6,0x01,0xC7,0x10,0x30,0x62,0x0F,0xFE,0x0C,0x06, +0x1C,0x03,0x43,0x00,0x68,0xC0,0x06,0x0E,0x92,0x04, +0x5F,0xF8,0x3F,0xFC,0x60,0x19,0x58,0x03,0x30,0x0C, +0x7F,0xF0,0xFF,0xF1,0x80,0x73,0x00,0x79,0xC0,0x0D, +0x80,0x73,0xFF,0xE7,0xFF,0x00,0x10,0x91,0x04,0x80, +0x7E,0x01,0xFF,0xC1,0xE0,0x71,0xC0,0x18,0xC0,0x0E, +0xE0,0x00,0xCC,0x00,0x03,0x00,0x19,0x80,0x1C,0xE0, +0x1C,0x3C,0x1C,0x0F,0xFC,0x01,0xF8,0x00,0x0F,0x92, +0x04,0x9F,0xF8,0x1F,0xFE,0x18,0x07,0x18,0x03,0x98, +0x01,0x98,0x01,0xF3,0x00,0x1B,0x00,0x3B,0x00,0x33, +0x00,0x73,0x00,0xE3,0xFF,0xC3,0xFF,0x00,0x0E,0x92, +0x04,0x63,0xFF,0xFC,0xC0,0x02,0x3F,0xFE,0xCC,0x00, +0x23,0xFF,0xF0,0x0C,0x92,0x03,0xE3,0xFF,0xF3,0x00, +0x23,0xFF,0xB7,0x00,0x18,0x00,0x10,0x91,0x04,0xC0, +0x7E,0x01,0xFF,0xC1,0xE0,0xF0,0xC0,0x18,0xC0,0x0E, +0x60,0x02,0x9C,0x00,0x08,0xC0,0x7F,0x60,0x01,0xC3, +0x00,0x18,0xC0,0x0C,0x78,0x3E,0x1F,0xFC,0x01,0xF8, +0x00,0x0E,0x92,0x04,0xB7,0x00,0x36,0x00,0x71,0xFF, +0xFE,0xE0,0x06,0xC0,0x0C,0x02,0x92,0x01,0xB7,0xDE, +0xB0,0x0A,0x91,0x03,0x74,0x03,0xB0,0x0E,0x70,0x33, +0x0C,0x7F,0x87,0xC0,0x0F,0x92,0x04,0x58,0x03,0x98, +0x07,0x18,0x0E,0x18,0x1C,0x18,0x38,0x18,0x70,0x18, +0xE0,0x19,0xC0,0x1B,0xE0,0x1F,0xE0,0x1E,0x70,0x1C, +0x38,0x18,0x1C,0x23,0x01,0xC3,0x00,0xE3,0x00,0x73, +0x00,0x38,0x0B,0x92,0x03,0xB7,0x00,0x6E,0x00,0x8C, +0x01,0x1F,0xFC,0x11,0x92,0x05,0x5C,0x00,0x78,0xF0, +0x07,0xCE,0xC0,0x6E,0x73,0x06,0x73,0x8C,0x63,0x9C, +0x36,0x1C,0xE0,0xE0,0xC0,0x0E,0x92,0x04,0xA3,0x80, +0x38,0xF0,0x0D,0xB0,0x1C,0x66,0x06,0xC6,0x0E,0x30, +0xC3,0x60,0xC7,0x18,0x19,0xB0,0x1B,0x8C,0x03,0xE3, +0x00,0x70,0x11,0x91,0x04,0xC0,0x7C,0x00,0xFF,0xC0, +0x78,0x3C,0x18,0x03,0x21,0x80,0x0D,0x98,0x00,0x38, +0x60,0x03,0x0C,0x01,0x83,0xC1,0xE0,0x7F,0xF0,0x03, +0xE0,0x00,0x0E,0x92,0x04,0x5F,0xFC,0x3F,0xFC,0x60, +0x1C,0xC0,0x1E,0x70,0x03,0x60,0x0E,0xC0,0x39,0xFF, +0xE3,0xFF,0x8D,0xC0,0x00,0x11,0x99,0xFC,0xC0,0x7C, +0x00,0xFF,0xC0,0x78,0x3C,0x18,0x03,0x21,0x80,0x0D, +0x98,0x00,0x33,0x00,0x1C,0xC0,0xC6,0x18,0x3F,0x87, +0x83,0xC0,0x7F,0xF8,0x07,0xEF,0x00,0x00,0xC0,0x0F, +0x92,0x04,0x9F,0xFC,0x1F,0xFF,0x18,0x07,0x27,0x00, +0x33,0x00,0x73,0x00,0xE3,0xFF,0xE3,0xFF,0x83,0x07, +0x03,0x03,0x03,0x03,0x83,0x01,0xC4,0x60,0x1C,0x60, +0x0E,0x60,0x07,0x0F,0x91,0x04,0x40,0xFC,0x03,0xFF, +0x07,0x03,0x8C,0x01,0xCC,0x00,0xCC,0x00,0x0E,0x00, +0x07,0xE0,0x03,0xFE,0x00,0x7F,0x80,0x03,0x80,0x00, +0xE3,0x00,0x19,0x80,0x39,0xE0,0x70,0xFF,0xE0,0x3F, +0x80,0x0E,0x90,0x03,0xA3,0xFF,0xFD,0x03,0x03,0x40, +0xC0,0x80,0x30,0x00,0x0E,0x92,0x04,0xB7,0x00,0x3D, +0xC0,0x0C,0xC0,0x31,0xC0,0xE1,0xFF,0x80,0xFC,0x00, +0x0F,0x91,0x04,0x58,0x00,0xDC,0x01,0xE1,0x80,0x31, +0xC0,0x74,0x18,0x0C,0x91,0x83,0x10,0x18,0xC0,0x1D, +0xC2,0x01,0xB0,0x01,0xF0,0x40,0x1C,0x00,0x19,0x90, +0x06,0x98,0x03,0x80,0x36,0x00,0xE0,0x1E,0x58,0x0D, +0x80,0xC3,0x07,0x70,0x64,0x18,0x31,0x83,0x06,0x0C, +0x61,0xC9,0x18,0xC1,0x8C,0x48,0x6C,0x06,0xC0,0x1F, +0x01,0xF0,0x80,0x70,0x07,0x00,0x11,0x90,0x04,0x4E, +0x00,0xE1,0xC0,0x70,0x38,0x38,0x06,0x0C,0x01,0xC7, +0x00,0x3B,0x80,0x06,0xC0,0x80,0x1C,0x00,0x0F,0x80, +0x03,0x60,0x01,0xDC,0x00,0xE3,0x80,0x70,0x70,0x18, +0x0C,0x0E,0x03,0x87,0x00,0x73,0x80,0x0E,0x10,0x90, +0x04,0x18,0x00,0xE6,0x00,0xE1,0x80,0x60,0xE0,0x70, +0x38,0x70,0x0C,0x30,0x07,0x38,0x01,0x98,0x20,0x0F, +0x03,0x40,0x60,0x00,0x30,0x00,0x0E,0x90,0x03,0xE1, +0xFF,0xF0,0x00,0xC0,0x03,0x80,0x0E,0x00,0x38,0x00, +0x60,0x01,0xC0,0x07,0x00,0x1C,0x00,0x30,0x00,0xE0, +0x03,0x80,0x0E,0x00,0x18,0x00,0x60,0x02,0x3F,0xFF, +0x05,0xBA,0xD9,0xE3,0xFB,0x8D,0xC5,0xE2,0x3E,0x07, +0x90,0x01,0xE3,0x04,0xB0,0x38,0x93,0x14,0x32,0x43, +0x40,0x30,0x05,0xB8,0xD9,0xE3,0xFA,0x3D,0x1D,0x8E, +0x3E,0x0A,0x51,0x43,0x01,0x84,0x0F,0x12,0x66,0x4B, +0x0C,0xC0,0xC0,0x0F,0x17,0xDB,0xA3,0xFF,0xF8,0x04, +0x19,0x7A,0x1C,0x61,0x80,0x0C,0x69,0x03,0x83,0xF0, +0x7F,0xC7,0x07,0x30,0x18,0x00,0xC0,0x3E,0x1F,0xF1, +0xF1,0x98,0x0C,0xC0,0xE7,0x0F,0x1F,0xD8,0x7C,0x60, +0x0B,0x92,0x03,0xAF,0x00,0x33,0xC3,0x7E,0x3C,0x73, +0x83,0x5E,0x03,0x70,0x67,0x8E,0x6F,0xC6,0x78,0x0B, +0x69,0x03,0x43,0xF0,0x7F,0x8E,0x1D,0xC0,0xEB,0x00, +0x30,0x1B,0x83,0x9C,0x30,0xFE,0x07,0xC0,0x0B,0x91, +0x03,0xAC,0x01,0x87,0x98,0xFD,0x9C,0x79,0x83,0xDE, +0x03,0x30,0x73,0x8F,0x1F,0xB0,0xF3,0x0C,0x69,0x03, +0x83,0xF0,0x3F,0xC3,0x87,0x18,0x19,0x80,0x71,0xFF, +0xF1,0x80,0x0E,0x03,0x38,0x30,0xFF,0x03,0xF0,0x07, +0x90,0x01,0xC3,0xC7,0xE4,0xC4,0x7F,0xD3,0x14,0x60, +0x0B,0x91,0xDB,0x83,0xCC,0x7E,0xCE,0x3C,0xC1,0xEF, +0x01,0x98,0x39,0xC7,0x8F,0xD8,0x79,0x80,0x1B,0x03, +0xB8,0x71,0xFF,0x0F,0xC0,0x0A,0x92,0x03,0xAF,0x00, +0x67,0x8D,0xF9,0xE3,0xB8,0x3D,0xC0,0xE3,0x03,0x02, +0x92,0x01,0xA3,0x93,0x7C,0xC0,0x05,0xBF,0xD9,0xA0, +0x72,0x0D,0x1E,0x8E,0x06,0xFB,0xC0,0x0B,0x92,0x03, +0x6F,0x00,0x30,0x73,0x0E,0x31,0xC3,0x38,0x37,0x03, +0xE0,0x3F,0x03,0x38,0x31,0xC3,0x0C,0x30,0x63,0x07, +0x30,0x38,0x02,0x92,0x01,0xB7,0xDE,0xB0,0x12,0x6A, +0x05,0x99,0xE1,0xE3,0x7E,0xFE,0x78,0xF8,0xEE,0x0E, +0x0F,0x70,0x30,0x38,0xC0,0xC0,0xC0,0x0A,0x6A,0x03, +0x99,0xE3,0x7E,0x78,0xEE,0x0F,0x70,0x38,0xC0,0xC0, +0x0C,0x69,0x03,0x83,0xF0,0x3F,0xC3,0x87,0x38,0x1E, +0xF0,0x0D,0xC0,0xE7,0x0E,0x1F,0xE0,0x7E,0x00,0x0B, +0x92,0xDB,0x99,0xE1,0xBF,0x1E,0x39,0xC1,0xAF,0x01, +0xB8,0x33,0xC7,0x37,0xE3,0x3C,0x5E,0x00,0x0B,0x91, +0xDB,0x83,0xCC,0x7E,0xCE,0x3D,0xC1,0xEF,0x01,0x98, +0x39,0xC7,0x8F,0xF8,0x79,0xD8,0x03,0x06,0x6A,0x02, +0x1B,0xBF,0x71,0xB8,0x4E,0x00,0x0B,0x69,0x03,0x47, +0xE0,0xFF,0x9C,0x19,0x80,0x1C,0x00,0xFC,0x07,0xF8, +0x0F,0xC0,0x1D,0x80,0xDC,0x1C,0xFF,0x83,0xE0,0x07, +0x88,0x09,0xE8,0xC4,0x7F,0xD3,0x10,0x60,0x7C,0x3C, +0x0A,0x6A,0x03,0xB7,0x03,0x8C,0x0D,0x83,0xB8,0xF3, +0xF6,0x3C,0xC0,0x0B,0x68,0x02,0xE3,0x01,0xCB,0x06, +0x83,0x19,0x23,0x62,0x03,0x80,0x10,0x00,0x13,0x68, +0x04,0xD8,0x08,0x0D,0x81,0xC0,0xCC,0x1C,0x1E,0x18, +0x6C,0x30,0xC6,0xC6,0x0C,0xC6,0x60,0x6C,0x6E,0x06, +0xC6,0xC0,0x68,0x2C,0x40,0x70,0x70,0x03,0x03,0x00, +0x0B,0x68,0x02,0xDC,0x0C,0xC1,0x86,0x38,0x73,0x03, +0x62,0x43,0x80,0x6C,0x0E,0xE0,0xC6,0x18,0x33,0x83, +0x80,0x0B,0x91,0xDB,0x23,0x01,0xC3,0x06,0x30,0xC8, +0x31,0x83,0x30,0x1B,0x10,0x3C,0x01,0xC2,0x43,0x00, +0x60,0x1E,0x01,0xC0,0x00,0x0B,0x68,0x03,0x21,0xFF, +0x80,0x30,0x06,0x00,0xC0,0x1C,0x03,0x80,0x70,0x0E, +0x01,0xC0,0x18,0x04,0x7F,0xF0,0x08,0xB9,0xDA,0x00, +0xE1,0xFD,0x18,0x18,0x47,0x00,0xC3,0x46,0x03,0x00, +0xF0,0x38,0x02,0xBA,0xD9,0xB7,0xDF,0x78,0xC0,0x08, +0xBF,0xDA,0x1C,0x0F,0x0D,0x18,0x06,0x40,0x38,0x33, +0x46,0x03,0x0F,0x07,0x00,0x0D,0x21,0x3B,0xC7,0x80, +0x7F,0x8D,0x8F,0xF0,0x0F,0x00,}; +/* font data size: 1886 bytes */ + +static const unsigned char Arial_18_index[] = { +0x00,0x00,0x10,0x05, +0x81,0x00,0x4E,0x11,0xC3,0x98,0x99,0x13,0xA2,0xB0, +0x5E,0x0C,0x71,0xA2,0x35,0xC6,0xE0,0xE0,0x1D,0xA4, +0x08,0x87,0x12,0xB2,0x96,0x59,0x4B,0xF9,0x9B,0x35, +0xC7,0x24,0xF2,0x1E,0xB3,0xE6,0x82,0x50,0x9A,0x29, +0x48,0xAA,0x2D,0x52,0xAC,0x25,0xC4,0xC0,0x18,0x7B, +0x1C,0x67,0xED,0x35,0xA9,0xB6,0x07,0x0C,0xE4,0x5D, +0x3B,0xC2,0x7C,0x0F,0xDE,0x0C,0xC3,0xB8,0xC3,0x1B, +0xA3,0xF4,0x9A,0x98,0x13,0xAA,0x83,0x52,0x8A,0x63, +0x4F,0xAA,0x3D,0x53,0xAB,0x35,0x7E,0xBC,0x58,0xBB, +0x3D,0x6C,0x6E,0x3D,0xD2,0xBD,0x77,0xE7,0x00,0x60, +0xBC,0x49,0x8A,0xB1,0xEE,0x4A,0xCB,0xB9,0xC3,0x41, +0xE8,0xCD,0x47,0xAB,0xB5,0xDE,0xCA,0xDD,0x5B,0xFF, +0x8B,0xF2,0xCE,0x79,0xD0,0xFA,0x98, +}; +/* font index size: 131 bytes */ + +const ILI9341_t3_font_t Arial_18 = { + Arial_18_index, + 0, + Arial_18_data, + 1, + 0, + 32, + 126, + 0, + 0, + 11, + 5, + 5, + 3, + 5, + 5, + 27, + 18 +}; + + + +static const unsigned char Arial_20_data[] = { +0x00,0x00,0x01,0x00,0x02,0xA3,0x01,0x1B,0xEF,0x1C, +0x11,0x80,0x08,0x39,0x35,0x5B,0x86,0x0F,0xA0,0x02, +0x10,0x0C,0x18,0x1C,0x3A,0x43,0x06,0x47,0xFF,0xFA, +0x18,0x30,0x38,0x31,0x1F,0xFF,0xE0,0xC1,0x81,0xC3, +0x84,0x30,0x60,0x0D,0xB9,0xFA,0x00,0x20,0x03,0xE0, +0x3F,0xC1,0xCB,0x8E,0x27,0x30,0x8D,0x18,0x40,0x31, +0x00,0xFC,0x00,0xFE,0x00,0x7C,0x01,0x3A,0x00,0x87, +0x18,0x43,0x31,0x1C,0xE4,0xE1,0xFF,0x01,0xF0,0x80, +0x20,0x00,0x15,0xA2,0x03,0x23,0xC0,0x18,0x1F,0x80, +0xC0,0x66,0x03,0x04,0x61,0x83,0x02,0x30,0xC3,0x00, +0xC3,0x18,0x03,0x98,0xE0,0x07,0xE3,0x1E,0x0F,0x18, +0xFC,0x00,0x63,0x34,0x00,0x63,0x0C,0x03,0x0C,0x30, +0x1C,0x30,0xC0,0x60,0xC3,0x03,0x83,0x98,0x0C,0x07, +0xE0,0x60,0x0F,0x00,0x11,0xA1,0x02,0x60,0x78,0x00, +0x7F,0x80,0x38,0x70,0x49,0x81,0x80,0x30,0xC0,0x06, +0xF0,0x00,0xF0,0x00,0xF8,0x00,0x73,0x00,0x38,0xE1, +0x9C,0x1C,0xE6,0x03,0x71,0x80,0x7C,0x60,0x0E,0x1C, +0x07,0xC3,0x87,0xF8,0x7F,0xCF,0x07,0xC1,0x80,0x02, +0x39,0x34,0xBB,0x80,0x06,0xD2,0xE9,0x20,0xE0,0x68, +0x32,0x58,0xDC,0x27,0x09,0x62,0x0C,0x81,0x81,0x80, +0x06,0xD1,0xE9,0x2C,0x21,0x88,0x32,0x46,0xD0,0xE0, +0x30,0xF2,0x34,0x19,0x0C,0x30,0x0A,0x49,0x2D,0x70, +0x18,0x13,0x27,0xFE,0x3F,0x03,0xC0,0xFC,0x39,0xC2, +0x10,0x0E,0x71,0x0A,0x18,0x06,0x04,0x7F,0xFF,0x80, +0x60,0x00,0x02,0x3A,0xED,0x11,0xCA,0xD0,0x07,0x11, +0x19,0x31,0xFC,0x02,0x12,0x01,0x11,0x80,0x08,0xA0, +0x01,0x10,0x07,0x20,0xD2,0x18,0x1C,0x91,0x89,0x30, +0x96,0x07,0x03,0x00,0x0D,0xA1,0x02,0x00,0xF8,0x0F, +0xF8,0x70,0x74,0x30,0x1B,0x70,0x07,0x38,0x03,0x86, +0x03,0x1C,0x1C,0x3F,0xE0,0x3E,0x00,0x08,0xA2,0x02, +0x10,0x06,0x0F,0x0F,0x9F,0xDE,0x6C,0x3D,0x03,0xC0, +0x30,0x0D,0xA1,0x02,0x00,0xF8,0x0F,0xF8,0x70,0x71, +0x80,0xF1,0x80,0x38,0x00,0x18,0x00,0xC0,0x07,0x00, +0x18,0x00,0xC0,0x06,0x00,0x30,0x03,0x80,0x1C,0x00, +0xE0,0x06,0x00,0x47,0xFF,0xC0,0x0D,0xA1,0x02,0x01, +0xF8,0x0F,0xF0,0x70,0xE3,0x80,0xCC,0x03,0x00,0x0C, +0x00,0x70,0x03,0x80,0x7C,0x01,0xF8,0x00,0x70,0x00, +0xF0,0x00,0x38,0xC0,0x19,0x80,0xC7,0x07,0x0F,0xF8, +0x0F,0x80,0x0E,0xA1,0x02,0x00,0x03,0x00,0x0E,0x00, +0x3C,0x00,0xF8,0x01,0xB0,0x06,0x60,0x18,0xC0,0x71, +0x81,0xC3,0x03,0x06,0x0C,0x0C,0x30,0x18,0xE0,0x32, +0x3F,0xFF,0xB0,0x03,0x00,0x0D,0xA1,0x02,0x10,0x7F, +0xE3,0x80,0x25,0x80,0x04,0xF8,0x3F,0xF8,0xF0,0x73, +0x00,0xD4,0x00,0x38,0xC0,0x19,0x80,0xC7,0x06,0x0F, +0xF8,0x0F,0x80,0x0D,0xA1,0x02,0x00,0x7C,0x07,0xF8, +0x38,0x71,0xC0,0xE6,0x01,0x98,0x00,0xC0,0x03,0x1E, +0x0D,0xFE,0x3C,0x1C,0xE0,0x35,0x60,0x0C,0xC0,0x33, +0x01,0x86,0x0E,0x0F,0xF0,0x1F,0x00,0x0D,0xA1,0x02, +0x11,0xFF,0xF0,0x00,0x80,0x04,0x00,0x30,0x01,0x80, +0x04,0x00,0x30,0x80,0x30,0x48,0x30,0x24,0x30,0x14, +0x30,0x00,0x0D,0xA1,0x02,0x00,0xF8,0x0F,0xF8,0x30, +0x65,0x30,0x18,0x60,0xC0,0xFE,0x07,0xFC,0x38,0x38, +0xC0,0x6A,0xC0,0x19,0x80,0xC7,0x07,0x0F,0xF8,0x0F, +0x80,0x0D,0xA1,0x02,0x00,0xF8,0x0F,0xF8,0x70,0x71, +0x80,0xCC,0x01,0x56,0x00,0xCC,0x07,0x38,0x3C,0x7F, +0xB0,0x78,0xC0,0x03,0x00,0x19,0x80,0x67,0x01,0x8E, +0x1C,0x1F,0xE0,0x3E,0x00,0x02,0x7B,0x01,0x11,0xE9, +0x44,0x60,0x02,0xA3,0xED,0x11,0xE9,0x44,0x72,0xB4, +0x0C,0x6A,0x0E,0x00,0x01,0x00,0x78,0x0F,0x81,0xF0, +0x7C,0x07,0x80,0x30,0x01,0xE0,0x07,0xC0,0x07,0xC0, +0x0F,0x80,0x1E,0x00,0x10,0x0D,0x41,0x1A,0x11,0xFF, +0xFA,0x00,0x04,0x7F,0xFC,0x0C,0x6A,0x0E,0x08,0x00, +0x78,0x01,0xF0,0x03,0xE0,0x03,0xE0,0x07,0x80,0x0C, +0x01,0xE0,0x3E,0x0F,0x81,0xF0,0x1E,0x00,0x80,0x00, +0x0E,0xA1,0x02,0x00,0xFC,0x07,0xFE,0x1E,0x0E,0x30, +0x0E,0xE0,0x0D,0x80,0x18,0x00,0x30,0x00,0xE0,0x03, +0x80,0x0E,0x00,0x38,0x00,0xE0,0x03,0x82,0x40,0xC0, +0x80,0x00,0x20,0x0C,0x00,0x1A,0xD2,0xEB,0x80,0x07, +0xF8,0x00,0x03,0xFF,0xE0,0x01,0xF0,0x1E,0x00,0x78, +0x00,0xE0,0x1C,0x00,0x0E,0x07,0x07,0x8C,0xE0,0xC3, +0xFD,0x8C,0x38,0xE1,0xF1,0xC6,0x18,0x1C,0x18,0xC6, +0x01,0x83,0x30,0xC0,0x30,0x68,0xC6,0x00,0xC1,0x98, +0xC0,0x18,0x73,0x18,0x06,0x0C,0x63,0x00,0xC3,0x8C, +0x70,0x38,0x61,0xC7,0x1F,0x38,0x18,0x7F,0x7E,0x03, +0x87,0xC7,0x80,0x30,0x00,0x00,0xC7,0x00,0x00,0x70, +0x78,0x00,0x1C,0x03,0xE0,0x1F,0x00,0x3F,0xFF,0x80, +0x00,0xFF,0x80,0x00,0x11,0xA1,0x02,0x70,0x03,0x80, +0x80,0x36,0x00,0x1D,0xC1,0x00,0xC6,0x00,0x71,0xC2, +0x03,0x06,0x10,0x30,0x18,0x0F,0xFE,0x07,0xFF,0xC1, +0x80,0x30,0xE0,0x0E,0x86,0x00,0x34,0x60,0x00,0xC0, +0x10,0xA2,0x02,0x6F,0xFE,0x07,0xFF,0xC3,0x00,0x71, +0x80,0x1D,0x38,0x00,0xCC,0x00,0xE6,0x00,0xE3,0xFF, +0xE1,0xFF,0xF8,0xC0,0x0E,0x60,0x03,0xCE,0x00,0x1B, +0x00,0x1D,0x80,0x1C,0xFF,0xFC,0x7F,0xF8,0x00,0x12, +0xA1,0x02,0x80,0x3F,0x80,0x1F,0xFC,0x07,0x81,0xC1, +0xC0,0x1C,0x70,0x01,0xCC,0x00,0x1B,0x80,0x00,0xCC, +0x00,0x01,0xC0,0x01,0x98,0x00,0x73,0x80,0x0C,0x38, +0x03,0x83,0x81,0xE0,0x3F,0xF8,0x01,0xFC,0x00,0x11, +0xA2,0x02,0x8F,0xFE,0x03,0xFF,0xE0,0xC0,0x1E,0x30, +0x01,0x91,0x80,0x06,0xDC,0x00,0x1B,0x00,0x0F,0x18, +0x00,0x66,0x00,0x31,0x80,0x3C,0x7F,0xFC,0x1F,0xFC, +0x00,0x0F,0xA2,0x02,0x71,0xFF,0xFF,0x70,0x00,0x47, +0xFF,0xED,0xC0,0x01,0x1F,0xFF,0xC0,0x0E,0xA2,0x02, +0x31,0xFF,0xFE,0xE0,0x01,0x1F,0xFE,0x6E,0x00,0x11, +0x80,0x00,0x13,0xA1,0x02,0xC0,0x1F,0xC0,0x0F,0xFF, +0x01,0xE0,0x78,0x38,0x01,0xC7,0x00,0x0C,0x60,0x00, +0x66,0x00,0x01,0x38,0x00,0x02,0x30,0x07,0xFB,0x00, +0x01,0xB8,0x00,0x19,0x80,0x01,0x9C,0x00,0x18,0xE0, +0x03,0x87,0x80,0xF0,0x3F,0xFE,0x00,0x7F,0x00,0x10, +0xA2,0x02,0x9B,0x80,0x07,0x18,0x00,0x71,0xFF,0xFF, +0xB8,0x00,0x71,0x80,0x06,0x02,0xA3,0x01,0x1B,0xEF, +0x98,0x0B,0xA1,0x01,0xDA,0x00,0xF4,0x01,0xC6,0x03, +0x70,0x33,0x06,0x3F,0xE0,0xF8,0x10,0xA2,0x02,0x6C, +0x00,0xE6,0x00,0xE3,0x00,0xE1,0x80,0xE0,0xC0,0xE0, +0x60,0xE0,0x30,0xE0,0x18,0xE0,0x0C,0xF0,0x06,0xFC, +0x03,0xEE,0x01,0xE3,0x80,0xE0,0xE0,0x8C,0x07,0x06, +0x01,0xC4,0x60,0x0E,0x30,0x03,0x98,0x00,0xE0,0x0D, +0xA2,0x02,0x1B,0x80,0x0D,0xC0,0x05,0x60,0x02,0x3F, +0xFE,0x11,0xA3,0x02,0xEE,0x00,0x3C,0xF8,0x03,0xE7, +0x60,0x37,0x39,0x83,0x36,0x61,0xCE,0x71,0x8C,0x73, +0x86,0xC3,0x60,0xF0,0xE3,0x07,0x06,0x10,0xA2,0x02, +0x91,0xC0,0x06,0xF0,0x03,0x7C,0x01,0xB6,0x00,0xD9, +0x80,0x71,0x8C,0x06,0xC3,0x03,0x8C,0x18,0x36,0x06, +0x1C,0x60,0x31,0xB0,0x0C,0xD8,0x03,0x6C,0x01,0xF6, +0x00,0x7C,0x60,0x03,0x80,0x14,0xA1,0x02,0xC0,0x1F, +0x80,0x07,0xFF,0x80,0x78,0x1E,0x07,0x00,0x38,0x70, +0x00,0xE3,0x00,0x03,0x38,0x00,0x1B,0x30,0x00,0x0E, +0x18,0x00,0x18,0xE0,0x01,0xC3,0x80,0x1C,0x0F,0x03, +0xC0,0x3F,0xFC,0x00,0x3F,0x00,0x10,0xA2,0x02,0x6F, +0xFF,0x07,0xFF,0xE3,0x00,0x39,0x80,0x0F,0x58,0x00, +0x6C,0x00,0x66,0x00,0x73,0xFF,0xF1,0xFF,0xE1,0xB8, +0x00,0x0C,0x00,0x00,0x14,0xA9,0xFE,0xC0,0x1F,0x80, +0x07,0xFF,0x80,0x78,0x1E,0x07,0x00,0x38,0x70,0x00, +0xE8,0x60,0x00,0x6C,0xC0,0x00,0x33,0x00,0x03,0x98, +0x00,0x18,0xE0,0x79,0xC3,0x81,0xFC,0x0F,0x03,0xE0, +0x1F,0xFF,0x80,0x3F,0x8E,0x00,0x00,0x30,0x10,0xA2, +0x02,0x8F,0xFF,0x87,0xFF,0xE3,0x00,0x39,0x80,0x0F, +0x38,0x00,0x6C,0x00,0x76,0x00,0x73,0xFF,0xF1,0xFF, +0xE0,0xC0,0xE0,0x60,0x30,0x30,0x0C,0x18,0x07,0x0C, +0x01,0xC6,0x00,0x63,0x00,0x19,0x80,0x0E,0xC0,0x03, +0x10,0xA1,0x02,0x60,0x7F,0x00,0xFF,0xE0,0xE0,0x78, +0xE0,0x0D,0x0C,0x00,0x67,0x00,0x03,0xE0,0x00,0xFF, +0x00,0x3F,0xF0,0x03,0xFE,0x00,0x0F,0x00,0x01,0xE3, +0x00,0x0D,0xC0,0x06,0x70,0x06,0x1E,0x0F,0x07,0xFF, +0x00,0xFE,0x00,0x10,0xA0,0x02,0x11,0xFF,0xFF,0xA0, +0x30,0x1A,0x03,0x01,0x40,0x30,0x00,0x10,0xA2,0x02, +0x9B,0x80,0x07,0xB8,0x00,0x6C,0x00,0x37,0x00,0x39, +0x80,0x18,0xF0,0x38,0x3F,0xF8,0x03,0xF0,0x00,0x11, +0xA1,0x02,0x6C,0x00,0x1B,0x80,0x0F,0x0C,0x00,0x69, +0x30,0x06,0x40,0xC0,0x60,0x38,0x38,0x80,0xC1,0x84, +0x03,0x18,0x00,0xCE,0x08,0x03,0x60,0x00,0xF8,0x10, +0x03,0x80,0x1B,0xA0,0x03,0x91,0x80,0x1C,0x00,0xE5, +0x80,0x6C,0x03,0x18,0x0C,0x60,0x34,0x18,0x18,0xC0, +0xC1,0x83,0x86,0x0C,0x1C,0x30,0x61,0xC0,0xC3,0x06, +0x18,0x0C,0x70,0x31,0x80,0xC6,0x03,0x18,0x0E,0x60, +0x33,0x80,0x6E,0x03,0xB0,0x80,0xD8,0x03,0x60,0x07, +0x80,0x3C,0x10,0x0E,0x00,0x38,0x00,0x13,0xA0,0x02, +0x67,0x00,0x1C,0x38,0x03,0x81,0xC0,0x70,0x0C,0x06, +0x00,0x60,0xC0,0x07,0x1C,0x00,0x3B,0x80,0x01,0xB0, +0x10,0x01,0xC0,0x00,0x1E,0x00,0x03,0x60,0x00,0x63, +0x00,0x0E,0x38,0x01,0xC1,0xC0,0x18,0x0C,0x03,0x00, +0x60,0x70,0x07,0x0E,0x00,0x39,0xC0,0x01,0xC0,0x12, +0xA0,0x02,0x4C,0x00,0x1C,0xC0,0x07,0x0C,0x00,0xC1, +0xC0,0x38,0x1C,0x0E,0x01,0x83,0x80,0x18,0x70,0x03, +0x9C,0x00,0x33,0x02,0x00,0x78,0x0D,0x00,0xC0,0x20, +0x03,0x00,0x10,0xA0,0x02,0x30,0xFF,0xFC,0x00,0x0C, +0x00,0x0C,0x00,0x0E,0x00,0x06,0x00,0x06,0x00,0x06, +0x00,0x07,0x00,0x03,0x00,0x03,0x00,0x03,0x80,0x01, +0x80,0x01,0x80,0x01,0x80,0x01,0xC0,0x00,0xC0,0x00, +0xC0,0x01,0x1F,0xFF,0xE0,0x05,0xD2,0xE9,0x11,0xFD, +0xC6,0xE3,0x70,0xC4,0x7C,0x08,0xA0,0x01,0x11,0x81, +0x2C,0x12,0x60,0x38,0x91,0x89,0x0C,0x90,0x60,0x38, +0x0C,0x05,0xD1,0xE9,0x11,0xFD,0x1E,0x8F,0x46,0x1C, +0x7C,0x0C,0x59,0x25,0xC0,0x60,0x80,0xF0,0x81,0x98, +0x93,0x0C,0x86,0x06,0x60,0x18,0x11,0x17,0xEA,0x11, +0xFF,0xFF,0x05,0x21,0x41,0x2E,0x1C,0x30,0x60,0x0D, +0x79,0x01,0xE1,0xFC,0x1F,0xF8,0x70,0x73,0x00,0xC0, +0x03,0x00,0x3C,0x1F,0xF1,0xFC,0xC6,0x03,0x46,0x01, +0x98,0x0E,0x70,0xF8,0xFF,0x61,0xF8,0xC0,0x0D,0xA2, +0x02,0x17,0x80,0x06,0x7C,0x1B,0xFC,0x78,0x39,0xC0, +0x66,0x01,0xEF,0x00,0x6C,0x03,0xB8,0x0C,0xF0,0xE3, +0x7F,0x0C,0xF8,0x00,0x0C,0x79,0x01,0xC0,0xF8,0x1F, +0xE1,0xC3,0x8C,0x0E,0xE0,0x3A,0xC0,0x08,0xC0,0x33, +0x03,0x1C,0x38,0x7F,0x80,0xF8,0x0D,0xA1,0x02,0x16, +0x00,0x30,0x7C,0xC7,0xFB,0x38,0x3C,0xC0,0x77,0x00, +0xEF,0x00,0x6E,0x01,0x98,0x0E,0x70,0x78,0xFF,0x60, +0xF9,0x80,0x0D,0x79,0x01,0xE0,0xF8,0x0F,0xF8,0x70, +0x71,0x80,0xD1,0x80,0x38,0xFF,0xFC,0x60,0x01,0xC0, +0x03,0x00,0xCF,0x0E,0x1F,0xF0,0x1F,0x80,0x08,0xA0, +0x00,0xE1,0xF1,0xFC,0x98,0x47,0xF6,0x98,0x61,0x80, +0x0D,0xA9,0xEA,0x00,0xF9,0x8F,0xFE,0x70,0x79,0x80, +0xEE,0x01,0xDE,0x00,0xDC,0x03,0x30,0x1C,0xE0,0xF1, +0xFF,0xC1,0xF3,0x00,0x0D,0x80,0x36,0x01,0x8E,0x0E, +0x3F,0xF0,0x3F,0x00,0x0C,0xA2,0x02,0x17,0x80,0x0C, +0xF8,0x7F,0xF3,0xC1,0x9C,0x07,0xB8,0x07,0x58,0x06, +0x02,0xA2,0x00,0xD1,0xC9,0xBE,0xEC,0x05,0xD7,0xE8, +0xD0,0x39,0x06,0x8F,0x47,0x63,0x79,0xC0,0x0C,0xA2, +0x01,0xD7,0x80,0x0C,0x07,0x60,0x73,0x07,0x18,0x70, +0xC7,0x06,0x70,0x47,0xF0,0x39,0xC2,0x30,0xE1,0x83, +0x8C,0x0C,0x60,0x73,0x01,0xC0,0x02,0xA2,0x00,0xDB, +0xEF,0x98,0x14,0x7A,0x03,0x0C,0xF8,0x7C,0x6F,0xEF, +0xF3,0xC3,0xE1,0xDC,0x0E,0x07,0xB8,0x0C,0x07,0x58, +0x0C,0x06,0x0C,0x7A,0x02,0x0C,0xF8,0x6F,0xF3,0xC1, +0x9C,0x07,0xB8,0x07,0x58,0x06,0x0D,0x79,0x01,0xE0, +0xF8,0x0F,0xF8,0x70,0x71,0x80,0xCE,0x03,0xDE,0x00, +0xDC,0x07,0x30,0x18,0xE0,0xE1,0xFF,0x01,0xF0,0x0D, +0xAA,0xEA,0x0C,0xF8,0x37,0xF8,0xF0,0x73,0x80,0xCC, +0x03,0xDE,0x00,0xD8,0x07,0x70,0x19,0xE1,0xC6,0xFE, +0x19,0xF0,0xCC,0x00,0x00,0x0D,0xA9,0xEA,0x00,0xF9, +0x8F,0xF6,0x70,0x79,0x80,0xEE,0x01,0xDE,0x00,0xDC, +0x03,0x30,0x1C,0x70,0xF0,0xFE,0xC1,0xF3,0xC0,0x01, +0x80,0x07,0x7A,0x01,0x2D,0xEF,0xF1,0xC3,0x70,0x56, +0x00,0x0C,0x79,0x01,0xC1,0xF0,0x3F,0xE3,0x83,0x98, +0x0C,0xC0,0x07,0x80,0x1F,0xC0,0x7F,0x80,0x7E,0x00, +0x3B,0x00,0xDC,0x06,0x70,0x61,0xFF,0x07,0xE0,0x07, +0xA0,0x01,0x01,0x14,0x62,0x3F,0xE9,0x8A,0x30,0x3E, +0x1E,0x0C,0x7A,0x02,0x1B,0x80,0x75,0x80,0x6C,0x07, +0x30,0x79,0xFE,0xC3,0xE6,0x0D,0x78,0x01,0xB1,0x80, +0x38,0x60,0x31,0xC1,0xC3,0x06,0x0E,0x39,0x03,0x18, +0x0E,0xC2,0x03,0x61,0x00,0xE0,0x01,0x00,0x13,0x78, +0x02,0x6C,0x06,0x07,0x18,0x1C,0x0C,0xC1,0x41,0x8C, +0x36,0x18,0xC3,0x63,0x86,0x36,0x30,0x62,0x23,0x07, +0x63,0x72,0x06,0xC6,0xC0,0x28,0x2C,0x40,0x70,0x70, +0x02,0x02,0x00,0x0D,0x78,0x01,0xAE,0x01,0x98,0x0C, +0x30,0x70,0xE3,0x81,0x8C,0x03,0x60,0x0F,0x80,0x1C, +0x00,0xF8,0x03,0x60,0x1C,0xC0,0xE3,0x83,0x06,0x18, +0x0C,0xE0,0x38,0x0D,0xA8,0xE9,0xAC,0x01,0xB0,0x0F, +0x0C,0x06,0x30,0x30,0x60,0xC1,0x87,0x06,0x18,0x0C, +0x62,0x06,0x60,0x0F,0x84,0x07,0x82,0x41,0x81,0x01, +0x80,0x1E,0x00,0x70,0x00,0x0D,0x78,0x01,0xD0,0xFF, +0xF0,0x01,0x80,0x0E,0x00,0x70,0x03,0x80,0x1C,0x00, +0xE0,0x07,0x00,0x38,0x01,0xC0,0x0E,0x00,0x30,0x02, +0x3F,0xFE,0x08,0xD1,0xE9,0x20,0x70,0x78,0x73,0x46, +0x03,0x03,0x08,0xE0,0x18,0x68,0xC4,0x0C,0x03,0xC0, +0xE0,0x02,0xD2,0xE8,0xDB,0xEF,0xBD,0xE0,0x08,0xD0, +0xE9,0x2E,0x07,0x86,0x8C,0x40,0xC0,0x32,0x01,0xC1, +0x9A,0x30,0x18,0x1C,0x3C,0x1C,0x00,0x0E,0x21,0x22, +0x03,0xC0,0x1F,0xF1,0xB0,0xFF,0x40,0x78,}; +/* font data size: 2278 bytes */ + +static const unsigned char Arial_20_index[] = { +0x00,0x00, +0x04,0x00,0xC0,0x11,0x02,0xB0,0x52,0x08,0x60,0xB3, +0x0B,0x80,0xC8,0x0D,0x80,0xE7,0x0F,0x20,0xF8,0x0F, +0xD1,0x02,0x11,0x21,0x29,0x13,0x71,0x5A,0x17,0xE1, +0x9F,0x1B,0xB1,0xDD,0x1F,0x62,0x13,0x23,0x52,0x3C, +0x24,0x42,0x5D,0x26,0x72,0x80,0x2A,0x32,0xFC,0x32, +0x03,0x47,0x36,0xF3,0x8F,0x39,0xF3,0xAE,0x3D,0xD3, +0xED,0x3F,0x34,0x02,0x42,0xD4,0x39,0x45,0x34,0x79, +0x4A,0x24,0xBE,0x4E,0xA5,0x14,0x53,0xF5,0x4D,0x56, +0x35,0x84,0x5B,0xB5,0xEF,0x61,0x06,0x3B,0x64,0x56, +0x55,0x65,0xF6,0x6E,0x67,0x46,0x7B,0x69,0x86,0xB2, +0x6C,0x86,0xE2,0x6F,0xC7,0x08,0x72,0xA7,0x3A,0x74, +0x17,0x4C,0x76,0x87,0x6E,0x78,0x27,0x90,0x7A,0x77, +0xC1,0x7D,0xB7,0xE5,0x80,0x18,0x0D,0x81,0xB8,0x32, +0x85,0x58,0x73,0x89,0x38,0xAE,0x8C,0x18,0xC8,0x8D, +0xB0, +}; +/* font index size: 143 bytes */ + +const ILI9341_t3_font_t Arial_20 = { + Arial_20_index, + 0, + Arial_20_data, + 1, + 0, + 32, + 126, + 0, + 0, + 12, + 5, + 5, + 3, + 6, + 5, + 30, + 20 +}; + + + +static const unsigned char Arial_24_data[] = { +0x00,0x00,0x00,0x24,0x01,0xE1,0x00,0x2F,0x7D,0xF3, +0xC5,0x02,0x78,0x04,0xA0,0x50,0x33,0x78,0xE4,0x10, +0x08,0xE0,0x00,0x4A,0x00,0xE1,0xC0,0x78,0xE4,0x83, +0x87,0x27,0xFF,0xFF,0x21,0xC3,0x88,0x1C,0x38,0x4F, +0xFF,0xFE,0x8E,0x1C,0x03,0x8F,0x04,0x38,0x70,0x00, +0x08,0x70,0x7D,0x48,0x03,0x00,0x07,0xE0,0x0F,0xFC, +0x0F,0xFF,0x07,0x33,0x90,0xE3,0x1D,0x0E,0x30,0x07, +0x98,0x01,0xFC,0x00,0x7F,0x80,0x1F,0xF0,0x01,0xFC, +0x00,0xDF,0x00,0x63,0xE0,0x06,0x1E,0x38,0x61,0xDE, +0x31,0xE7,0x99,0xE1,0xFF,0xE0,0x7F,0xE0,0x0F,0xE1, +0x20,0x30,0x00,0x0C,0xE0,0x80,0x74,0x3E,0x00,0xE0, +0x1F,0xC0,0x70,0x0E,0x38,0x1C,0x08,0xE0,0xE1,0xC0, +0x38,0x38,0xF0,0x11,0xC1,0xC7,0x00,0x8E,0x0E,0x70, +0x01,0xC7,0x38,0x00,0x3F,0x8E,0x7C,0x07,0xC7,0x3F, +0x80,0x01,0xDC,0x74,0x00,0x1D,0xC1,0xE0,0x01,0xCE, +0x0F,0x00,0x1C,0x70,0x70,0x0E,0x1C,0x1C,0x03,0x83, +0x8E,0x01,0xC0,0x7F,0x00,0x70,0x0F,0x80,0x0A,0x60, +0x40,0x58,0x03,0xE0,0x00,0x7F,0x80,0x07,0xFE,0x00, +0x78,0x78,0x24,0x70,0x38,0x01,0xC3,0x80,0x0F,0x3C, +0x00,0x3F,0xC0,0x00,0xF8,0x00,0x1F,0x80,0x03,0xEE, +0x00,0x3C,0x38,0x41,0xC1,0xC7,0x9C,0x07,0x38,0xE0, +0x1F,0xC7,0x00,0x7C,0x38,0x03,0xC1,0xE0,0x1F,0x07, +0x83,0xFC,0x1F,0xFE,0xF0,0x7F,0xE3,0xC0,0xFC,0x08, +0x01,0xA0,0x50,0x1B,0x79,0x00,0x04,0x7C,0xB9,0x2C, +0x06,0x06,0x07,0x03,0x03,0x10,0x70,0x30,0x87,0x03, +0x06,0xF0,0x47,0x04,0xB8,0x0C,0x20,0xE0,0x31,0x01, +0x80,0x60,0x18,0x04,0x7C,0x79,0x2D,0x80,0x60,0x38, +0x0C,0x03,0x10,0x38,0x0C,0x90,0xED,0x07,0x80,0x79, +0x0E,0x06,0x40,0xE0,0xE0,0x60,0x70,0x30,0x30,0x00, +0x05,0x28,0x4E,0x36,0x43,0x07,0x6E,0xFF,0xC7,0xE0, +0x78,0x1F,0x87,0x38,0x42,0x00,0x07,0xBC,0x84,0x4F, +0x00,0xE0,0x4F,0xFF,0xFC,0x03,0x80,0x01,0xA0,0xFB, +0x26,0x7C,0xB2,0x60,0x04,0x8C,0x47,0x2E,0x7F,0xE0, +0x01,0x8C,0xC0,0x26,0x78,0x04,0xE0,0x00,0x26,0x00, +0x72,0x06,0xA0,0x64,0x86,0x24,0x60,0x38,0x49,0x82, +0x58,0x0E,0x03,0x00,0x08,0x60,0x40,0x48,0x0F,0xC0, +0x1F,0xF8,0x1F,0xFE,0x1F,0x0F,0x0E,0x03,0xC7,0x00, +0xE7,0x80,0x76,0xF0,0x03,0xCF,0x00,0x39,0x80,0x38, +0xE0,0x1C,0x70,0x1E,0x3E,0x1E,0x0F,0xFF,0x03,0xFF, +0x00,0x7E,0x00,0x04,0x60,0xC0,0x48,0x06,0x07,0x07, +0x87,0xC7,0xE7,0xF7,0xBB,0x1D,0x0F,0xA0,0xFA,0x0E, +0x07,0x08,0x60,0x40,0x48,0x0F,0xC0,0x1F,0xF8,0x1F, +0xFE,0x1E,0x07,0x8E,0x01,0xF1,0xC0,0x0F,0x00,0x00, +0xF0,0x00,0x1C,0x00,0x1C,0x00,0x1C,0x00,0x1C,0x00, +0x1C,0x00,0x1C,0x00,0x1C,0x00,0x3C,0x00,0x3C,0x00, +0x38,0x00,0x38,0x00,0x1F,0xFF,0xE3,0xFF,0xFC,0x08, +0x60,0x40,0x48,0x0F,0xC0,0x1F,0xF8,0x1F,0xFE,0x1E, +0x0F,0x1E,0x03,0xCE,0x00,0xE0,0x00,0x70,0x00,0x78, +0x00,0x79,0x00,0x7F,0x00,0x3F,0xC0,0x00,0xF0,0x00, +0x3E,0x40,0x01,0xDC,0x00,0xEE,0x00,0xF3,0x80,0x71, +0xE0,0xF8,0x7F,0xF8,0x1F,0xF8,0x03,0xF0,0x00,0x08, +0xE0,0x40,0x48,0x00,0x18,0x00,0x0E,0x00,0x07,0x80, +0x03,0xE2,0x00,0x3F,0x00,0x1D,0xC0,0x0E,0x70,0x07, +0x1C,0x40,0x70,0xE0,0x38,0x38,0x1C,0x0E,0x0E,0x03, +0x87,0x00,0xE2,0x7F,0xFF,0xF8,0x00,0x38,0x08,0x60, +0x40,0x4A,0x4F,0xFF,0xAD,0xC0,0x00,0xEF,0xC0,0xEF, +0xF8,0x7F,0xFE,0x3C,0x07,0x80,0x01,0xD4,0x00,0x0E, +0xE0,0x07,0x70,0x07,0x9C,0x03,0x8F,0x03,0xC3,0xFF, +0xC0,0xFF,0xC0,0x1F,0x80,0x08,0x60,0x40,0x48,0x07, +0xE0,0x0F,0xFC,0x0F,0xFF,0x0F,0x07,0x8F,0x01,0xE7, +0x00,0x73,0x80,0x03,0x80,0x01,0xC7,0xC0,0xE7,0xF8, +0x7F,0xFE,0x3F,0x07,0x9E,0x01,0xCF,0x00,0x7A,0xE0, +0x07,0x38,0x03,0x9C,0x03,0x87,0x83,0xC3,0xFF,0xC0, +0x7F,0xC0,0x0F,0x80,0x08,0x60,0x40,0x4A,0x7F,0xFF, +0xC0,0x00,0xC0,0x00,0xC0,0x00,0xE0,0x00,0xE0,0x00, +0x60,0x00,0x70,0x80,0x0E,0x08,0x01,0xC0,0x90,0x38, +0x0A,0x07,0x00,0xA0,0xE0,0x00,0x08,0x60,0x40,0x48, +0x0F,0xC0,0x1F,0xF8,0x1F,0xFE,0x1E,0x07,0x29,0xC0, +0x38,0x70,0x38,0x1F,0xF8,0x07,0xF8,0x0F,0xFF,0x0F, +0x03,0xC7,0x00,0xEB,0xE0,0x07,0x38,0x07,0x1E,0x07, +0x87,0xFF,0x81,0xFF,0x80,0x3F,0x00,0x08,0x60,0x40, +0x48,0x0F,0x80,0x1F,0xF0,0x1F,0xFC,0x1F,0x07,0x0E, +0x01,0xCF,0x00,0x6A,0xE0,0x07,0x70,0x07,0x9C,0x03, +0xCF,0x07,0xE3,0xFF,0xF0,0xFF,0xB8,0x1F,0x1C,0x00, +0x0E,0x00,0x0E,0x70,0x07,0x3C,0x07,0x8F,0x07,0x87, +0xFF,0x81,0xFF,0x80,0x3F,0x00,0x01,0xC8,0xC0,0x26, +0x7E,0x8B,0x13,0xC0,0x01,0xDC,0xFB,0x26,0x7E,0x8B, +0x13,0xE5,0x93,0x00,0x07,0xBC,0x84,0x4C,0x00,0x04, +0x00,0x3C,0x00,0xFC,0x07,0xF8,0x1F,0xC0,0xFE,0x01, +0xF8,0x01,0xC0,0x01,0xF8,0x00,0xFE,0x00,0x1F,0xC0, +0x07,0xF8,0x00,0xFC,0x00,0x3C,0x00,0x04,0x07,0xA8, +0x87,0x4E,0x7F,0xFF,0xD0,0x00,0x09,0xFF,0xFE,0x07, +0xBC,0x84,0x4D,0x00,0x01,0xE0,0x01,0xF8,0x00,0xFF, +0x00,0x1F,0xC0,0x03,0xF8,0x00,0xFC,0x00,0x1C,0x00, +0xFC,0x03,0xF8,0x1F,0xC0,0xFF,0x01,0xF8,0x01,0xE0, +0x01,0x00,0x00,0x08,0x60,0x40,0x48,0x0F,0xC0,0x1F, +0xF8,0x1F,0xFE,0x1F,0x0F,0x8E,0x01,0xEF,0x00,0x77, +0x00,0x38,0x00,0x1C,0x00,0x1E,0x00,0x0E,0x00,0x0F, +0x00,0x0F,0x00,0x0F,0x00,0x0F,0x00,0x07,0x05,0x00, +0xE0,0x40,0x00,0x04,0x80,0xE0,0x00,0x0F,0x7C,0xB9, +0x88,0x00,0x3F,0xE0,0x00,0x03,0xFF,0xF0,0x00,0x0F, +0xFF,0xF8,0x00,0x7F,0x01,0xF8,0x01,0xF0,0x00,0xF8, +0x03,0xC0,0x00,0x78,0x0F,0x0F,0x0E,0x70,0x3C,0x7F, +0x9C,0xF0,0x71,0xFF,0xF0,0xE1,0xE7,0xC7,0xE1,0xE3, +0x8E,0x07,0xC1,0xC7,0x3C,0x07,0x83,0x9C,0x70,0x0F, +0x07,0x39,0xE0,0x1C,0x0E,0x73,0x80,0x38,0x1C,0xE7, +0x00,0x70,0x79,0xCE,0x01,0xE0,0xE3,0x9C,0x03,0x81, +0xC7,0x38,0x0F,0x07,0x0E,0x78,0x3E,0x1E,0x1E,0x78, +0xFC,0x78,0x1C,0xFF,0xFF,0xE0,0x38,0xFF,0x7F,0x80, +0x38,0x78,0x7C,0x00,0x78,0x00,0x00,0x38,0x78,0x00, +0x01,0xE0,0x7C,0x00,0x07,0x80,0x7F,0x00,0x7E,0x00, +0x7F,0xFF,0xF8,0x00,0x3F,0xFF,0xC0,0x00,0x0F,0xFC, +0x00,0x0A,0xE0,0x00,0x5A,0x40,0x3E,0x01,0x20,0x3B, +0x80,0x80,0x38,0xE0,0x01,0xE3,0x81,0x00,0xE0,0xE0, +0x90,0xE0,0x38,0x48,0xFF,0xFE,0x24,0xE0,0x03,0x90, +0xE0,0x00,0xE7,0x80,0x03,0x9C,0x00,0x07,0x08,0xE0, +0xC0,0x59,0xFF,0xE0,0x7F,0xFE,0x1F,0xFF,0xC7,0x00, +0xF1,0xC0,0x1E,0x9E,0x00,0x73,0x80,0x38,0xE0,0x1E, +0x47,0xFF,0xE1,0xFF,0xFC,0x70,0x07,0x9C,0x00,0xFA, +0xE0,0x03,0xB8,0x01,0xEE,0x00,0xF3,0xFF,0xFC,0xFF, +0xFE,0x3F,0xFE,0x00,0x0A,0x60,0x80,0x60,0x03,0xF0, +0x00,0x7F,0xE0,0x07,0xFF,0xC0,0x78,0x1E,0x07,0x80, +0x78,0x78,0x01,0xE3,0x80,0x07,0x1C,0x00,0x23,0x78, +0x00,0x01,0xC0,0x00,0x87,0x00,0x07,0x38,0x00,0x79, +0xE0,0x03,0x87,0x80,0x3C,0x1F,0x07,0xC0,0xFF,0xFC, +0x01,0xFF,0xC0,0x03,0xF8,0x00,0x09,0xE0,0xC0,0x61, +0xFF,0xF0,0x1F,0xFF,0xC1,0xFF,0xFE,0x1C,0x01,0xF1, +0xC0,0x0F,0x1C,0x00,0x7A,0x38,0x00,0x76,0xF0,0x00, +0x77,0x00,0x07,0x8E,0x00,0x1C,0xE0,0x03,0xCE,0x00, +0x78,0xE0,0x0F,0x8F,0xFF,0xF0,0xFF,0xFE,0x0F,0xFF, +0x00,0x08,0xE0,0xC0,0x5A,0x7F,0xFF,0xDB,0xC0,0x00, +0x9F,0xFF,0xE6,0xF0,0x00,0x1C,0x00,0x09,0xFF,0xFF, +0x80,0x07,0xE0,0xC0,0x52,0x7F,0xFF,0xEF,0x00,0x09, +0xFF,0xF9,0xBC,0x00,0x2B,0x80,0x00,0x0B,0x60,0x80, +0x68,0x01,0xFC,0x00,0x1F,0xFF,0x00,0x7F,0xFF,0x01, +0xF8,0x1F,0x07,0x80,0x0F,0x0E,0x00,0x0E,0x38,0x00, +0x1C,0x70,0x00,0x19,0xE0,0x00,0x04,0xF0,0x00,0x01, +0x3C,0x01,0xFF,0xB8,0x00,0x07,0x87,0x00,0x01,0xC7, +0x00,0x03,0x8F,0x00,0x0F,0x0F,0xC0,0xFE,0x0F,0xFF, +0xF8,0x07,0xFF,0xC0,0x03,0xFC,0x00,0x09,0x60,0xC0, +0x63,0x78,0x00,0x79,0xE0,0x01,0xE7,0xFF,0xFF,0xDE, +0x00,0x1E,0xB8,0x00,0x70,0x01,0xE0,0xC0,0x27,0x7E, +0xFD,0xF3,0xC0,0x06,0xE0,0x40,0x47,0x40,0x0F,0xA0, +0x07,0x90,0x03,0xC7,0x01,0xDE,0x0F,0x78,0x78,0xFF, +0xE1,0xFF,0x03,0xF0,0x0A,0x60,0xC0,0x59,0xC0,0x03, +0xCE,0x00,0x3C,0x70,0x03,0xC3,0x80,0x3C,0x1C,0x03, +0xC0,0xE0,0x3C,0x07,0x03,0xC0,0x38,0x3C,0x01,0xC3, +0xC0,0x0E,0x3C,0x00,0x73,0xC0,0x03,0xBF,0x00,0x1F, +0xFC,0x00,0xFC,0xE0,0x07,0xC7,0x80,0x3C,0x1E,0x01, +0xC0,0x78,0x0E,0x01,0xE0,0x70,0x07,0x83,0x80,0x1C, +0x1C,0x00,0x70,0xE0,0x03,0xC7,0x00,0x0F,0x38,0x00, +0x3C,0x07,0x60,0xC0,0x4B,0x78,0x00,0xDE,0x00,0x37, +0x80,0x09,0xFF,0xFC,0x0B,0xE0,0x80,0x6D,0xF0,0x00, +0x7D,0xF8,0x00,0x7E,0x3F,0x00,0x1F,0xBF,0x80,0x1F, +0xCF,0x70,0x07,0x79,0xE7,0x01,0xCF,0x3C,0x70,0x71, +0xE7,0x87,0x1C,0x3C,0xF0,0x77,0x07,0x9E,0x07,0xC0, +0xEE,0x03,0x80,0xE0,0x09,0x60,0xC0,0x62,0x3C,0x00, +0x78,0xF8,0x01,0xDF,0x80,0x3C,0x77,0x00,0xF1,0xCE, +0x03,0xB8,0xE0,0x78,0xE1,0xC1,0xE3,0x83,0x87,0x70, +0x38,0xF1,0xC0,0x73,0xC7,0x00,0xEE,0xE0,0x0F,0xE3, +0x80,0x1F,0x8E,0x00,0x3C,0x0B,0x60,0x80,0x68,0x01, +0xF8,0x00,0x1F,0xFE,0x00,0x7F,0xFE,0x01,0xF0,0x3E, +0x07,0x80,0x1E,0x1E,0x00,0x1C,0x87,0x00,0x03,0x9C, +0x00,0x07,0xEF,0x00,0x00,0xF0,0xE0,0x00,0x70,0xE0, +0x01,0xE1,0xE0,0x07,0x81,0xF0,0x3E,0x01,0xFF,0xF8, +0x01,0xFF,0xE0,0x00,0x7E,0x00,0x08,0xE0,0xC0,0x59, +0xFF,0xF0,0x7F,0xFF,0x1F,0xFF,0xE7,0x00,0x79,0xC0, +0x0F,0xAE,0x00,0x3B,0x80,0x1E,0xE0,0x0F,0x3F,0xFF, +0xCF,0xFF,0xE3,0xFF,0xE1,0xBC,0x00,0x09,0xE0,0x00, +0x00,0x0B,0x64,0xBF,0x68,0x03,0xF8,0x00,0x1F,0xFC, +0x00,0x7F,0xFC,0x01,0xF0,0x7C,0x07,0x80,0x3C,0x1E, +0x00,0x3C,0x87,0x00,0x07,0x37,0x80,0x00,0xE7,0x00, +0x01,0xC7,0x00,0x07,0x0E,0x03,0x0E,0x1E,0x07,0xB8, +0x1E,0x07,0xF0,0x1F,0x07,0xC0,0x1F,0xFF,0xC0,0x1F, +0xFF,0xC0,0x0F,0xE3,0xE0,0x00,0x03,0x80,0x09,0xE0, +0xC0,0x61,0xFF,0xF8,0x1F,0xFF,0xE1,0xFF,0xFF,0x1C, +0x00,0xF1,0xC0,0x07,0xA7,0x80,0x07,0x38,0x00,0xF3, +0x80,0x1E,0x3F,0xFF,0xE3,0xFF,0xFC,0x3F,0xFF,0x03, +0x81,0xC0,0x38,0x0E,0x03,0x80,0xF0,0x38,0x07,0x83, +0x80,0x38,0x38,0x03,0xC3,0x80,0x1E,0x38,0x00,0xE3, +0x80,0x0F,0x38,0x00,0x73,0x80,0x07,0x80,0x09,0x60, +0x80,0x58,0x07,0xE0,0x07,0xFF,0x01,0xFF,0xF0,0x3C, +0x0F,0x0F,0x00,0xE4,0x38,0x01,0xC7,0x00,0x00,0xF0, +0x00,0x0F,0x80,0x00,0xFF,0x00,0x0F,0xFC,0x00,0x3F, +0xE0,0x00,0x7E,0x00,0x03,0xC0,0x00,0x3E,0x38,0x00, +0x77,0x80,0x0E,0x78,0x03,0xCF,0xC1,0xF0,0xFF,0xFC, +0x0F,0xFF,0x00,0x3F,0x80,0x09,0xE0,0x40,0x56,0x7F, +0xFF,0xFE,0x80,0x70,0x0D,0x00,0xE0,0x1A,0x01,0xC0, +0x00,0x09,0x60,0xC0,0x63,0x78,0x00,0x7D,0xE0,0x01, +0xEB,0x80,0x07,0x38,0x01,0xC7,0x00,0x78,0xF8,0x1F, +0x0F,0xFF,0xC0,0xFF,0xF0,0x07,0xF8,0x00,0x0A,0xE0, +0x40,0x59,0xC0,0x00,0x77,0x80,0x03,0xE1,0xC0,0x01, +0xC7,0x80,0x0F,0x41,0xC0,0x07,0x03,0x80,0x3C,0x81, +0xC0,0x1C,0x48,0x70,0x1C,0x20,0x1C,0x1C,0x00,0x78, +0xF0,0x40,0x1C,0x70,0x00,0x7B,0xC0,0x80,0x1D,0xC0, +0x00,0x7F,0x01,0x00,0x1F,0x00,0x10,0xE0,0x00,0x8A, +0x38,0x00,0xF8,0x00,0xE7,0x00,0x3E,0x00,0x74,0xB8, +0x03,0xB8,0x03,0x87,0x01,0xC6,0x01,0xC8,0x38,0x0E, +0x38,0x0E,0x07,0x03,0x8E,0x07,0x12,0x38,0x38,0x38, +0x38,0x07,0x1E,0x06,0x1C,0x24,0x38,0xE0,0x38,0xE1, +0x40,0xEE,0x00,0xEE,0x09,0x03,0xE0,0x03,0xE0,0x00, +0x0A,0xE0,0x00,0x54,0xF0,0x01,0xE1,0xE0,0x0F,0x03, +0x80,0x38,0x0F,0x01,0xE0,0x1E,0x0F,0x00,0x38,0x38, +0x00,0x71,0xC0,0x01,0xEF,0x00,0x03,0xB8,0x08,0x00, +0xF8,0x00,0x01,0xC0,0x00,0x0F,0x80,0x40,0x0E,0xE0, +0x00,0x7B,0xC0,0x03,0xC7,0x80,0x0E,0x0E,0x00,0x70, +0x1C,0x03,0xC0,0x78,0x1E,0x00,0xF0,0x70,0x01,0xC3, +0xC0,0x07,0x9E,0x00,0x0F,0x0A,0xE0,0x00,0x55,0xC0, +0x00,0xF3,0x80,0x07,0x87,0x00,0x1C,0x1E,0x00,0xF0, +0x38,0x07,0x80,0x70,0x1C,0x01,0xE0,0xF0,0x03,0x83, +0x82,0x00,0xE3,0x80,0x01,0xDC,0x00,0x07,0xF0,0x00, +0x0F,0x80,0x68,0x03,0x80,0x28,0x01,0xC0,0x00,0x09, +0xE0,0x00,0x52,0x5F,0xFF,0xF0,0x00,0x0F,0x00,0x01, +0xE0,0x00,0x3C,0x00,0x03,0x80,0x00,0x70,0x00,0x0F, +0x00,0x01,0xE0,0x00,0x3C,0x00,0x03,0x80,0x00,0x70, +0x00,0x0F,0x00,0x01,0xE0,0x00,0x3C,0x00,0x03,0x80, +0x00,0x70,0x00,0x0F,0x00,0x01,0xE0,0x00,0x3C,0x00, +0x04,0xFF,0xFF,0xF0,0x03,0x7C,0xB9,0x26,0x7F,0xDE, +0x37,0x8D,0xE2,0xB8,0x9F,0xC0,0x04,0xE0,0x40,0x26, +0x30,0x12,0xC0,0xA3,0x04,0x8C,0x24,0x30,0x0E,0x48, +0x32,0x40,0xC0,0x38,0x06,0x03,0x7C,0x79,0x26,0x7F, +0xD1,0xF4,0x7D,0x1E,0x87,0x9F,0xC0,0x06,0x34,0x4B, +0x38,0x0C,0x12,0x1E,0x01,0xF8,0x0C,0xC0,0xE6,0x07, +0x38,0x30,0xC8,0x70,0xE3,0x03,0x38,0x1C,0x09,0x8F, +0xF9,0x4A,0x7F,0xFF,0xF8,0x03,0x14,0x53,0x2D,0xE1, +0xE1,0xC1,0x81,0x80,0x07,0xC8,0x40,0x44,0x1F,0xC0, +0x7F,0xF0,0xFF,0xF1,0xE0,0x79,0xC0,0x38,0x00,0x38, +0x00,0xF8,0x1F,0xF8,0x7F,0xF8,0xFF,0xB9,0xE0,0x3A, +0x38,0x07,0x38,0x0F,0x3C,0x3F,0x1F,0xFF,0x1F,0xF7, +0x07,0xE3,0x80,0x07,0xE0,0x80,0x4B,0x38,0x00,0x38, +0xF0,0x3B,0xFC,0x3F,0xFE,0x3F,0x1F,0x3C,0x07,0x3C, +0x07,0xE7,0x00,0x77,0x80,0xF7,0x80,0xE7,0xC3,0xE7, +0xFF,0xC7,0x7F,0x87,0x1E,0x00,0x07,0xC8,0x40,0x44, +0x0F,0xC0,0x3F,0xE0,0x7F,0xF0,0xF8,0x78,0xE0,0x39, +0xE0,0x1E,0xF8,0x00,0x38,0x03,0xBC,0x03,0x9C,0x07, +0x1F,0x0F,0x0F,0xFE,0x07,0xFC,0x01,0xF8,0x00,0x07, +0xE0,0x40,0x4B,0x00,0x03,0x81,0xE3,0x87,0xFB,0x8F, +0xFF,0x9E,0x1F,0x9C,0x07,0xBC,0x07,0xE7,0x00,0x77, +0x80,0xF3,0x80,0xF3,0xE1,0xF1,0xFF,0xF0,0xFF,0x70, +0x3C,0x70,0x07,0xC8,0x40,0x44,0x0F,0x80,0x3F,0xE0, +0x7F,0xF0,0xF0,0x78,0xE0,0x3A,0x38,0x03,0xCF,0xFF, +0xF8,0xE0,0x00,0xF0,0x00,0x70,0x0E,0x7C,0x3C,0x3F, +0xFC,0x1F,0xF8,0x07,0xE0,0x05,0x60,0x40,0x28,0x1F, +0x87,0xE1,0xFD,0x27,0x04,0xFF,0x9A,0x70,0x69,0xC0, +0x38,0x00,0x07,0xE4,0x79,0x48,0x0F,0x9C,0x3F,0xDC, +0x7F,0xFC,0xF8,0xFC,0xE0,0x3D,0xE0,0x3F,0x38,0x03, +0xBC,0x07,0x9C,0x07,0x9E,0x1F,0x8F,0xFF,0x87,0xFB, +0x81,0xF3,0x80,0x03,0xB8,0x03,0xB8,0x07,0x3E,0x0F, +0x1F,0xFE,0x0F,0xFC,0x03,0xF0,0x00,0x07,0x60,0x80, +0x4B,0x38,0x00,0x71,0xF0,0xEF,0xF1,0xFF,0xF3,0xE1, +0xF7,0x81,0xFB,0xC0,0x3E,0x70,0x0E,0x01,0xE0,0x80, +0x1E,0x7C,0x8D,0xFB,0xEB,0x80,0x03,0x7F,0xF9,0x1E, +0x47,0x90,0x34,0x7D,0x1F,0x47,0x1E,0xFD,0xF3,0xC0, +0x07,0x60,0x80,0x43,0x38,0x00,0x70,0x1E,0xE0,0x79, +0xC1,0xE3,0x87,0x87,0x1E,0x0E,0x78,0x1D,0xE0,0x3F, +0xC0,0x7F,0xC0,0xF7,0x81,0xC7,0x83,0x87,0x07,0x0F, +0x0E,0x0E,0x1C,0x0E,0x38,0x1E,0x70,0x1C,0xE0,0x3C, +0x01,0xE0,0x80,0x1F,0x7E,0xFD,0xF3,0xC0,0x0B,0xC8, +0x80,0x6D,0xC7,0x81,0xE1,0xDF,0xC7,0xF9,0xFF,0xEF, +0xF9,0xF0,0xFC,0x3D,0xE0,0x78,0x1F,0x78,0x0E,0x03, +0xE7,0x01,0xC0,0x70,0x07,0x48,0x80,0x49,0xC7,0xC3, +0xBF,0xC7,0xFF,0xCF,0x87,0xDE,0x07,0xEF,0x00,0xF9, +0xC0,0x38,0x07,0xC8,0x40,0x44,0x0F,0x80,0x3F,0xE0, +0x7F,0xF0,0xF8,0xF8,0xE0,0x39,0xE0,0x3F,0x38,0x03, +0xBC,0x07,0x9C,0x07,0x1F,0x1F,0x0F,0xFE,0x07,0xFC, +0x01,0xF0,0x00,0x07,0xE4,0xB9,0x49,0xC7,0x81,0xDF, +0xE1,0xFF,0xF1,0xF8,0xF9,0xE0,0x39,0xE0,0x3F,0x38, +0x03,0xC7,0x80,0xE7,0xC3,0xE7,0xFF,0xC7,0x7F,0x87, +0x3E,0x0D,0xE0,0x00,0x07,0xE4,0x79,0x48,0x0F,0x1C, +0x3F,0xDC,0x7F,0xDC,0xF0,0xFC,0xE0,0x3D,0xE0,0x3F, +0x38,0x03,0xC3,0x80,0xF3,0xE1,0xF1,0xFF,0xF0,0xFF, +0x70,0x3E,0x7D,0x00,0x0E,0x04,0xC8,0x80,0x2D,0xCF, +0x77,0xDF,0xE7,0xC1,0xE0,0xDE,0x06,0x70,0x00,0x07, +0xC8,0x40,0x44,0x1F,0x80,0x7F,0xE0,0xFF,0xF1,0xE0, +0x79,0xC0,0x39,0xC0,0x01,0xF0,0x00,0xFF,0x80,0x7F, +0xE0,0x3F,0xF8,0x03,0xFC,0x00,0x3D,0xC0,0x1D,0xE0, +0x1C,0xF0,0x3C,0xFF,0xF8,0x7F,0xF0,0x1F,0xC0,0x04, +0x60,0x00,0x24,0x11,0x67,0x13,0xFF,0xA7,0x16,0x71, +0x07,0xE0,0xF0,0x07,0x48,0x80,0x4B,0x78,0x07,0xCE, +0x01,0xDE,0x07,0xBE,0x1F,0x3F,0xEE,0x3F,0xDC,0x3E, +0x38,0x07,0xC8,0x00,0x3D,0xC0,0x1C,0xE0,0x1E,0x1C, +0x07,0x0C,0x06,0x41,0xC1,0xC0,0xC1,0x88,0x1C,0x70, +0x0C,0x61,0x01,0xDC,0x00,0xD8,0x20,0x1F,0x04,0x01, +0xC0,0x0B,0xC8,0x00,0x5E,0x38,0x0E,0x03,0xB8,0x1F, +0x03,0x9C,0x1F,0x07,0x43,0x83,0x60,0xE1,0x87,0x70, +0xC8,0x38,0xC6,0x38,0x38,0xC6,0x30,0x1D,0xC7,0x71, +0x03,0xB0,0x6E,0x01,0xB0,0x6C,0x20,0x3E,0x0F,0x84, +0x03,0x80,0xE0,0x07,0xC8,0x00,0x3D,0xC0,0x1C,0xE0, +0x38,0xF0,0x78,0x70,0x70,0x38,0xE0,0x3D,0xE0,0x1D, +0xC0,0x1F,0xC2,0x01,0xF0,0x03,0xF8,0x03,0xB8,0x07, +0xBC,0x07,0x1C,0x0E,0x0E,0x1E,0x0F,0x1C,0x07,0x38, +0x03,0x80,0x07,0xE4,0x39,0x3D,0xC0,0x1C,0xE0,0x3E, +0x1C,0x07,0x0E,0x0F,0x41,0xC1,0xC0,0xE3,0xC8,0x1C, +0x70,0x0E,0xF1,0x01,0xDC,0x00,0xFC,0x20,0x1F,0x00, +0x0F,0x04,0x81,0xC0,0x80,0x70,0x10,0x7C,0x00,0x78, +0x00,0x07,0xC8,0x00,0x42,0x5F,0xFF,0x80,0x07,0x80, +0x0F,0x00,0x1E,0x00,0x3C,0x00,0x78,0x00,0xF0,0x01, +0xE0,0x03,0xC0,0x07,0x80,0x0F,0x00,0x1E,0x00,0x3C, +0x00,0x4F,0xFF,0xF0,0x04,0xFC,0x79,0x2C,0x0F,0x07, +0xC3,0xF0,0xF3,0x47,0x01,0xC0,0xF0,0x38,0x3C,0x0C, +0x03,0xC1,0x07,0x0D,0x1C,0x07,0x01,0xE0,0x7E,0x0F, +0x81,0xE0,0x01,0x7C,0xF9,0x23,0x7D,0xF7,0xDE,0x70, +0x04,0xFC,0x79,0x2D,0xE0,0x7C,0x1F,0x81,0xE3,0x47, +0x01,0xC0,0x78,0x0E,0x01,0xE0,0x18,0x1E,0x0E,0x07, +0x9A,0x38,0x0E,0x07,0x87,0xE1,0xF0,0x78,0x00,0x08, +0x18,0x48,0x4C,0x7C,0x00,0x7F,0x01,0x7F,0xE1,0xB0, +0xFF,0xD0,0x1F,0xC0,0x07,0xC0,}; +/* font data size: 2966 bytes */ + +static const unsigned char Arial_24_index[] = { +0x00,0x00,0x04,0x00, +0xD0,0x14,0x03,0x20,0x67,0x0A,0x80,0xE6,0x0E,0xC1, +0x07,0x12,0x21,0x32,0x13,0xD1,0x44,0x14,0xA1,0x4F, +0x16,0x21,0x89,0x19,0xB1,0xCB,0x1F,0xD2,0x24,0x24, +0x92,0x7A,0x29,0xA2,0xC3,0x2F,0x42,0xFC,0x30,0x63, +0x28,0x33,0x33,0x55,0x38,0x13,0xFD,0x42,0x24,0x50, +0x48,0x44,0xB1,0x4C,0x54,0xD5,0x51,0x15,0x23,0x52, +0xB5,0x40,0x58,0x35,0x90,0x5B,0x85,0xE1,0x61,0x46, +0x37,0x67,0x06,0xAC,0x6E,0x56,0xF5,0x71,0x07,0x40, +0x77,0x67,0xB7,0x7E,0x38,0x1A,0x82,0x68,0x39,0x84, +0x58,0x5A,0x86,0x18,0x6A,0x89,0x18,0xB2,0x8D,0x38, +0xF4,0x91,0x59,0x26,0x95,0x39,0x67,0x97,0x09,0x7E, +0x9A,0x69,0xAE,0x9C,0x89,0xDA,0x9F,0x9A,0x18,0xA3, +0x7A,0x45,0xA6,0xDA,0x7B,0xA8,0xDA,0xAB,0xAD,0x5A, +0xFC,0xB2,0x3B,0x44,0xB6,0x0B,0x68,0xB8,0x50, +}; +/* font index size: 143 bytes */ + +const ILI9341_t3_font_t Arial_24 = { + Arial_24_index, + 0, + Arial_24_data, + 1, + 0, + 32, + 126, + 0, + 0, + 12, + 6, + 5, + 4, + 6, + 6, + 35, + 24 +}; + +static const unsigned char Arial_28_data[] = { +0x00,0x00,0x00,0x16,0x02,0xB8,0x60,0x17,0xBF,0x7F, +0x5D,0x8E,0x90,0x57,0x80,0x05,0x14,0x49,0x1D,0x9E, +0x7B,0x8F,0x70,0xEE,0x18,0xC3,0x00,0x0A,0xB8,0x00, +0x2C,0x00,0xE0,0x60,0x03,0x03,0x92,0x03,0x81,0xC0, +0x0E,0x06,0x20,0x0E,0x07,0x13,0xFF,0xFF,0xF9,0x07, +0x03,0x80,0x1C,0x0C,0x00,0x60,0x70,0x03,0x81,0xC1, +0x3F,0xFF,0xFF,0xA1,0xC0,0xE0,0x07,0x07,0x01,0x27, +0x03,0x80,0x09,0xC2,0x3E,0xAD,0x00,0x0C,0x00,0x07, +0xF0,0x01,0xFF,0xC0,0x3F,0xFE,0x07,0xCC,0xF0,0x70, +0xC7,0x8F,0x0C,0x78,0xE0,0xC7,0x8E,0x0C,0x02,0x1E, +0x18,0x00,0xF1,0x80,0x0F,0x98,0x00,0x7F,0x80,0x01, +0xFF,0x00,0x07,0xFC,0x00,0x1F,0xE0,0x01,0x9F,0x00, +0x18,0xF0,0x01,0x87,0x9C,0x18,0x7B,0xC1,0x87,0x9C, +0x18,0x79,0xE1,0x87,0x1F,0x18,0xF0,0xF9,0x9F,0x07, +0xFF,0xE0,0x3F,0xFC,0x00,0xFE,0x04,0x80,0x30,0x00, +0x0F,0x38,0x40,0x46,0x0F,0x80,0x07,0x00,0x7F,0x80, +0x0E,0x00,0xF7,0x80,0x38,0x03,0x87,0x00,0x60,0x07, +0x07,0x01,0xC0,0x23,0x81,0xC0,0xE0,0x08,0xE0,0x70, +0x70,0x01,0xC0,0xE1,0xC0,0x01,0xC1,0xC3,0x80,0x03, +0x87,0x0E,0x00,0x07,0xDE,0x1C,0x00,0x07,0xF8,0x70, +0x7C,0x03,0xE0,0xC3,0xFC,0x00,0x03,0x87,0xBC,0x00, +0x0E,0x1C,0x3C,0x00,0x1C,0x38,0x3C,0x00,0x0E,0x1C, +0x0F,0x00,0x07,0x07,0x03,0x80,0x1C,0x0E,0x07,0x00, +0x38,0x0E,0x0E,0x00,0xE0,0x1C,0x3C,0x01,0x80,0x1E, +0xF0,0x07,0x00,0x3F,0xC0,0x0C,0x00,0x1F,0x00,0x0B, +0xB8,0x40,0x34,0x01,0xF8,0x00,0x03,0xFE,0x00,0x0F, +0xFF,0x00,0x0F,0x0F,0x00,0x1E,0x07,0x01,0x03,0xC0, +0xF0,0x03,0xC0,0xE0,0x01,0xE1,0xE0,0x01,0xF3,0xC0, +0x00,0xFF,0x80,0x00,0x7F,0x00,0x00,0xFC,0x00,0x01, +0xFE,0x00,0x07,0xFF,0x06,0x0F,0x8F,0x8F,0x0F,0x07, +0xCF,0x1E,0x03,0xEE,0x1E,0x01,0xFE,0x1C,0x00,0xFE, +0x1C,0x00,0xFC,0x1E,0x00,0x7C,0x1E,0x00,0x7E,0x1F, +0x00,0xFF,0x0F,0x83,0xEF,0x87,0xFF,0xC7,0xC3,0xFF, +0x83,0x80,0xFE,0x01,0x00,0x02,0x14,0x49,0x0F,0x7F, +0x5C,0x60,0x04,0xC8,0x5C,0x1A,0x01,0x80,0xF0,0x0E, +0x80,0xE4,0x0E,0x20,0xE1,0x0F,0x09,0x70,0x67,0x82, +0x5C,0x10,0xF0,0x83,0x84,0x0E,0x20,0x39,0x00,0xE0, +0x1C,0x03,0x04,0xC8,0x7C,0x1A,0xC0,0x38,0x10,0xE0, +0x83,0x84,0x0E,0x24,0x38,0x0F,0x50,0x3A,0x81,0xF2, +0x0E,0x80,0xF4,0x07,0x03,0xC8,0x1C,0x41,0xC2,0x1C, +0x0E,0x03,0x00,0x06,0x98,0x28,0x1F,0x00,0xE0,0x23, +0x88,0xEE,0xE7,0xF7,0xCF,0xFE,0x80,0xF8,0x07,0x70, +0x3D,0xE0,0xE3,0x81,0x04,0x00,0x09,0xA6,0x42,0x2F, +0xA0,0x1C,0x00,0x01,0xC0,0x27,0xFF,0xFF,0xE8,0x07, +0x00,0x00,0x70,0x00,0x02,0x14,0x7D,0x17,0x5F,0x46, +0x62,0x00,0x05,0x86,0x24,0x9B,0x3F,0xFC,0x01,0x88, +0x80,0x17,0x5C,0x05,0xB8,0x00,0x16,0x00,0xE0,0x0D, +0x20,0x3A,0x40,0xE0,0x0C,0x48,0x38,0x90,0xE0,0x0C, +0x12,0x38,0x24,0xE0,0x0C,0x04,0xB8,0x08,0xE0,0x00, +0x09,0x38,0x40,0x2C,0x03,0xF0,0x01,0xFF,0x80,0x7F, +0xF8,0x1E,0x0F,0x07,0x80,0xF2,0x1C,0x01,0xE8,0xF0, +0x03,0xB7,0x80,0x0F,0x9E,0x00,0x3E,0x3C,0x00,0xE8, +0x70,0x07,0x8F,0x01,0xE0,0xF0,0x7C,0x0F,0xFF,0x00, +0xFF,0xC0,0x07,0xE0,0x00,0x05,0xB8,0x80,0x2C,0x00, +0xF0,0x03,0xC0,0x7C,0x1F,0xC3,0xFC,0xFF,0xDF,0x3D, +0xE3,0xD8,0x3F,0x40,0x7E,0x80,0xFA,0x01,0xE0,0x09, +0xB8,0x20,0x2C,0x03,0xF8,0x00,0xFF,0xE0,0x1F,0xFF, +0x83,0xE0,0x78,0x3C,0x03,0xD0,0xF0,0x03,0x8E,0x00, +0x3C,0x00,0x03,0xC0,0x00,0x3A,0x00,0x00,0xF0,0x00, +0x1E,0x00,0x03,0xC0,0x00,0x7C,0x00,0x0F,0x80,0x01, +0xF0,0x00,0x3C,0x00,0x0F,0x80,0x01,0xF0,0x00,0x3E, +0x00,0x07,0xC0,0x00,0xF8,0x00,0x0F,0x00,0x01,0xE0, +0x00,0x1F,0xFF,0xFC,0x7F,0xFF,0xF0,0x09,0x38,0x40, +0x2C,0x07,0xE0,0x03,0xFF,0x00,0xFF,0xF8,0x3E,0x0F, +0x07,0x80,0xF2,0x3C,0x01,0xC7,0x80,0x3C,0x00,0x07, +0x20,0x00,0x3C,0x00,0x1F,0x10,0x03,0xF8,0x00,0xFF, +0xC0,0x00,0x7C,0x00,0x07,0xA4,0x00,0x0F,0x8E,0x00, +0x3D,0xE0,0x07,0x3E,0x01,0xE3,0xE0,0xF8,0x3F,0xFE, +0x03,0xFF,0x80,0x1F,0xC0,0x0A,0x38,0x00,0x2C,0x00, +0x07,0x00,0x00,0x78,0x40,0x00,0xF8,0x00,0x0F,0xC0, +0x00,0xFE,0x00,0x07,0x70,0x00,0x73,0x80,0x07,0x9C, +0x00,0x38,0xE0,0x03,0x87,0x00,0x38,0x38,0x03,0xC1, +0xC0,0x1C,0x0E,0x01,0xC0,0x70,0x1E,0x03,0x80,0xE0, +0x1C,0x0E,0x00,0xE1,0x3F,0xFF,0xFF,0xA0,0x00,0xE0, +0x09,0x38,0x40,0x2D,0x03,0xFF,0xF0,0xFF,0xFE,0x1E, +0x00,0x14,0x70,0x00,0x1E,0x00,0x03,0x8F,0x80,0x77, +0xFC,0x0F,0xFF,0xE1,0xF0,0x3C,0x7C,0x03,0xCF,0x00, +0x3E,0xC0,0x00,0xF7,0x00,0x1E,0xF0,0x03,0xDE,0x00, +0xF1,0xE0,0x1E,0x3E,0x0F,0x83,0xFF,0xE0,0x3F,0xF8, +0x01,0xFC,0x00,0x09,0xB8,0x20,0x2C,0x01,0xFC,0x00, +0x7F,0xF0,0x0F,0xFF,0x81,0xF0,0x78,0x1C,0x03,0xC3, +0xC0,0x1C,0x38,0x01,0xC7,0x80,0x01,0x0E,0x00,0x00, +0xE1,0xF8,0x0E,0x7F,0xC1,0xEF,0xFF,0x1F,0xC0,0xF1, +0xF8,0x07,0x9F,0x00,0x3A,0x1E,0x00,0x7C,0x38,0x00, +0xF8,0x78,0x01,0xE3,0x80,0x1C,0x3C,0x03,0xC1,0xE0, +0x78,0x0F,0xFF,0x00,0x7F,0xE0,0x01,0xF8,0x00,0x09, +0x38,0x40,0x2D,0x3F,0xFF,0xF8,0x00,0x1E,0x80,0x00, +0xF0,0x00,0x3C,0x40,0x01,0xE1,0x00,0x0F,0x04,0x00, +0x78,0x10,0x03,0xC0,0x40,0x1E,0x00,0x03,0x80,0x24, +0x1E,0x00,0x03,0x80,0x14,0x1E,0x00,0x40,0x70,0x00, +0x09,0x38,0x40,0x2C,0x07,0xF0,0x03,0xFF,0x80,0xFF, +0xF8,0x1E,0x0F,0x87,0x80,0xF2,0x5C,0x01,0xE3,0xC0, +0x3C,0x78,0x0F,0x07,0xC3,0xE0,0x7F,0xF0,0x07,0xFC, +0x03,0xFF,0xE0,0xF8,0x1E,0x3E,0x01,0xE7,0x80,0x1D, +0x7C,0x00,0x7B,0xC0,0x0E,0x3C,0x03,0xC7,0xC0,0xF0, +0x7F,0xFC,0x07,0xFF,0x00,0x3F,0x80,0x09,0x38,0x40, +0x2C,0x07,0xE0,0x03,0xFF,0x00,0xFF,0xF8,0x3E,0x0F, +0x87,0x80,0x71,0xE0,0x0F,0x3C,0x00,0xE7,0x00,0x1D, +0x5C,0x00,0x7B,0xC0,0x1F,0x3C,0x03,0xE7,0xC0,0xFC, +0x7F,0xFB,0x87,0xFE,0xF0,0x3F,0x1E,0x00,0x03,0xE0, +0x00,0x0E,0x78,0x03,0xCF,0x00,0x70,0xE0,0x1E,0x1E, +0x07,0x81,0xFF,0xE0,0x1F,0xF8,0x00,0xFC,0x00,0x01, +0xA8,0x80,0x17,0x5F,0x45,0x8A,0xE0,0x02,0x34,0x7D, +0x17,0x5F,0xA1,0x61,0x5F,0x46,0x62,0x00,0x09,0xA6, +0x42,0x2E,0x00,0x00,0x60,0x00,0x1E,0x00,0x07,0xE0, +0x01,0xFC,0x00,0xFE,0x00,0x3F,0x80,0x0F,0xE0,0x07, +0xF8,0x00,0xFC,0x00,0x0F,0x00,0x00,0xFC,0x00,0x07, +0xF0,0x00,0x0F,0xE0,0x00,0x3F,0x80,0x00,0xFE,0x00, +0x03,0xFC,0x00,0x07,0xE0,0x00,0x1E,0x00,0x00,0x60, +0x09,0x96,0x44,0xAF,0x3F,0xFF,0xFE,0xC0,0x00,0x04, +0xFF,0xFF,0xF0,0x09,0xA6,0x42,0x2E,0x80,0x00,0x0F, +0x00,0x00,0xFC,0x00,0x07,0xF0,0x00,0x1F,0xE0,0x00, +0x3F,0x80,0x00,0xFE,0x00,0x03,0xFC,0x00,0x07,0xE0, +0x00,0x1E,0x00,0x07,0xE0,0x03,0xF8,0x00,0xFE,0x00, +0x3F,0x80,0x0F,0xE0,0x07,0xF0,0x00,0xFC,0x00,0x0F, +0x00,0x00,0x80,0x00,0x00,0x09,0x38,0x40,0x2C,0x07, +0xF0,0x03,0xFF,0x80,0xFF,0xFC,0x3E,0x07,0x87,0x80, +0x79,0xE0,0x07,0x3C,0x00,0xF7,0x00,0x1E,0x00,0x03, +0xC0,0x00,0x70,0x00,0x1E,0x00,0x07,0x80,0x01,0xE0, +0x00,0x78,0x00,0x1E,0x00,0x07,0x80,0x00,0xE0,0x00, +0x3C,0x04,0x80,0xE0,0x12,0x00,0x00,0x50,0x0F,0x00, +0x12,0x48,0x5C,0x50,0x00,0x03,0xFF,0x00,0x00,0x00, +0xFF,0xFF,0x00,0x00,0x1F,0xFF,0xFE,0x00,0x03,0xF8, +0x01,0xF8,0x00,0x3E,0x00,0x03,0xE0,0x03,0xE0,0x00, +0x07,0x80,0x3C,0x00,0x00,0x1E,0x01,0xC0,0x00,0x00, +0x70,0x1C,0x01,0xF0,0x01,0xC1,0xE0,0x3F,0xC7,0x0E, +0x0E,0x07,0xFF,0x78,0x38,0x70,0x7C,0x1F,0xC1,0xC7, +0x03,0xC0,0x7C,0x0E,0x38,0x3C,0x03,0xE0,0x71,0x81, +0xC0,0x0F,0x03,0x9C,0x1E,0x00,0x78,0x1C,0xE0,0xF0, +0x03,0x80,0xE7,0x07,0x00,0x1C,0x07,0x38,0x78,0x00, +0xE0,0x39,0xC3,0xC0,0x0F,0x03,0x8E,0x1E,0x00,0x70, +0x1C,0x70,0x70,0x07,0x81,0xC3,0x83,0x80,0x3C,0x1E, +0x0E,0x1E,0x03,0xE1,0xE0,0x70,0x78,0x7F,0x3E,0x03, +0x83,0xFF,0x7F,0xE0,0x0E,0x0F,0xF3,0xFE,0x00,0x70, +0x1F,0x0F,0xC0,0x01,0xC0,0x00,0x00,0x0F,0x0F,0x00, +0x00,0x00,0xF0,0x3E,0x00,0x00,0x0F,0x00,0xFC,0x00, +0x01,0xF0,0x03,0xFC,0x00,0x7F,0x00,0x07,0xFF,0xFF, +0xE0,0x00,0x0F,0xFF,0xFC,0x00,0x00,0x07,0xFF,0x00, +0x00,0x0D,0x38,0x00,0x35,0x00,0x07,0xC0,0x00,0x00, +0xFC,0x00,0x80,0x07,0x70,0x00,0x00,0xEF,0x00,0x00, +0x3C,0xE0,0x00,0x07,0x1E,0x00,0x01,0xE1,0xC0,0x00, +0x3C,0x3C,0x00,0x07,0x07,0x80,0x01,0xE0,0x70,0x00, +0x38,0x0F,0x00,0x0F,0x01,0xE0,0x01,0xE0,0x1E,0x00, +0x38,0x03,0xC0,0x0F,0xFF,0xF8,0x20,0x3F,0xFF,0xF0, +0x0F,0x00,0x0F,0x01,0xC0,0x01,0xE0,0x78,0x00,0x1C, +0x0F,0x00,0x03,0xC1,0xC0,0x00,0x79,0x0F,0x00,0x00, +0xF3,0xC0,0x00,0x1E,0x78,0x00,0x01,0xE0,0x0A,0xB8, +0x60,0x34,0xFF,0xFC,0x03,0xFF,0xFE,0x0F,0xFF,0xFC, +0x3C,0x03,0xF1,0x1E,0x00,0x3C,0x8F,0x00,0x0F,0x47, +0x80,0x07,0x1E,0x00,0x3C,0x78,0x01,0xE1,0xFF,0xFF, +0x07,0xFF,0xF8,0x1F,0xFF,0xF8,0x78,0x07,0xF2,0x3C, +0x00,0x3D,0x5E,0x00,0x0F,0x78,0x00,0x7D,0xE0,0x01, +0xE7,0x80,0x3F,0x9F,0xFF,0xFC,0x7F,0xFF,0xE1,0xFF, +0xFC,0x00,0x0C,0x38,0x40,0x38,0x00,0x7F,0x80,0x00, +0xFF,0xF0,0x01,0xFF,0xFE,0x01,0xFC,0x3F,0x81,0xF0, +0x07,0xC1,0xF0,0x00,0xF0,0xF0,0x00,0x7C,0xF0,0x00, +0x1E,0x78,0x00,0x0E,0xDF,0x00,0x00,0x08,0xF0,0x00, +0x00,0x38,0x00,0x03,0x43,0xC0,0x00,0x78,0xF0,0x00, +0x7C,0x7C,0x00,0x3C,0x1F,0x00,0x7E,0x07,0xF1,0xFE, +0x01,0xFF,0xFE,0x00,0x7F,0xFC,0x00,0x07,0xF8,0x00, +0x0B,0xB8,0x60,0x38,0xFF,0xFE,0x00,0xFF,0xFF,0x80, +0xFF,0xFF,0xE0,0xF0,0x07,0xF0,0xF0,0x00,0xF8,0xF0, +0x00,0x79,0x1E,0x00,0x07,0x9E,0x00,0x03,0xB7,0xC0, +0x00,0x7C,0xF8,0x00,0x0F,0x8F,0x00,0x03,0xCF,0x00, +0x07,0xCF,0x00,0x07,0x8F,0x00,0x0F,0x8F,0x00,0x7F, +0x0F,0xFF,0xFE,0x0F,0xFF,0xF8,0x0F,0xFF,0xE0,0x00, +0x0A,0xB8,0x60,0x35,0x3F,0xFF,0xFE,0xDF,0x00,0x00, +0x47,0x80,0x00,0x27,0xFF,0xFF,0x9B,0xE0,0x00,0x09, +0xF0,0x00,0x04,0xFF,0xFF,0xFC,0x09,0xB8,0x60,0x31, +0x3F,0xFF,0xFF,0x7C,0x00,0x04,0x78,0x00,0x09,0xFF, +0xFF,0x9B,0xE0,0x00,0x33,0xC0,0x00,0x00,0x0D,0x38, +0x40,0x3C,0x00,0x3F,0xC0,0x00,0x3F,0xFF,0x00,0x1F, +0xFF,0xF0,0x07,0xF0,0x7F,0x01,0xF8,0x01,0xF0,0x7C, +0x00,0x1F,0x0F,0x00,0x01,0xE3,0xE0,0x00,0x1C,0x78, +0x00,0x03,0x0F,0x00,0x00,0x05,0x78,0x00,0x00,0x13, +0xE0,0x07,0xFF,0xBC,0x00,0x00,0xF9,0x78,0x00,0x03, +0xC7,0x80,0x00,0x78,0xF8,0x00,0x0F,0x0F,0xC0,0x07, +0xE0,0xFF,0x07,0xF8,0x0F,0xFF,0xFE,0x00,0x7F,0xFF, +0x00,0x01,0xFF,0x00,0x0B,0x38,0x60,0x39,0xBE,0x00, +0x07,0xD7,0x80,0x01,0xF3,0xFF,0xFF,0xFE,0xF8,0x00, +0x1F,0xBE,0x00,0x07,0x80,0x01,0xB8,0x80,0x17,0xBF, +0x7E,0xFD,0xE0,0x07,0xB8,0x20,0x29,0xA0,0x01,0xF4, +0x00,0x3D,0x80,0x07,0x70,0x07,0x8F,0x00,0xEF,0x01, +0xE7,0x81,0xE7,0xC7,0xC3,0xFF,0xC1,0xFF,0x80,0xFE, +0x00,0x0B,0xB8,0x60,0x34,0xF0,0x00,0x7C,0xF0,0x00, +0xF8,0xF0,0x01,0xF0,0xF0,0x03,0xE0,0xF0,0x07,0xC0, +0xF0,0x0F,0x80,0xF0,0x1F,0x00,0xF0,0x3E,0x00,0xF0, +0x7C,0x00,0xF0,0xF0,0x00,0xF1,0xE0,0x00,0xF3,0xE0, +0x00,0xF7,0xF0,0x00,0xFF,0xF0,0x00,0xFE,0x78,0x00, +0xFC,0x7C,0x00,0xF8,0x3E,0x00,0xF0,0x1E,0x00,0xF0, +0x1F,0x00,0xF0,0x0F,0x80,0xF0,0x07,0xC0,0xF0,0x03, +0xC0,0xF0,0x03,0xE0,0xF0,0x01,0xF0,0xF0,0x00,0xF0, +0xF0,0x00,0xF8,0xF0,0x00,0x7C,0xF0,0x00,0x3E,0x08, +0xB8,0x60,0x2D,0xBE,0x00,0x0D,0xF0,0x00,0x6F,0x80, +0x02,0xBC,0x00,0x13,0xFF,0xFF,0x0D,0xB8,0x60,0x41, +0x3F,0x80,0x00,0xFD,0xFC,0x00,0x1F,0xE3,0xB8,0x00, +0x3F,0xBB,0xC0,0x07,0x7C,0x73,0x80,0x0E,0xF7,0x3C, +0x01,0xCF,0x8E,0x38,0x03,0x9E,0xE3,0xC0,0x71,0xF1, +0xC3,0x80,0xE3,0xDC,0x3C,0x1C,0x3E,0x38,0x38,0x38, +0x7B,0x83,0xC7,0x07,0xB8,0x1C,0x70,0x7B,0x81,0xC6, +0x07,0xB8,0x1E,0xE0,0x7B,0x80,0xEE,0x07,0xB8,0x0E, +0xC0,0x7B,0x80,0xFC,0x07,0xB8,0x07,0xC0,0x7C,0x70, +0x0F,0x00,0xF0,0x0B,0x38,0x60,0x38,0xF0,0x00,0x3E, +0x3E,0x00,0x0F,0x7E,0x00,0x1F,0x1F,0xC0,0x07,0xBF, +0xC0,0x0F,0x8F,0x78,0x03,0xDE,0x78,0x07,0xC7,0x8F, +0x01,0xEF,0x0F,0x03,0xE3,0xC1,0xE0,0xF7,0x81,0xE1, +0xF1,0xE0,0x3C,0x7B,0xC0,0x3C,0xF8,0xF0,0x07,0xBD, +0xE0,0x07,0xFC,0x78,0x00,0xFE,0xF0,0x00,0xFE,0x3C, +0x00,0x1F,0x78,0x00,0x1E,0x0D,0xB8,0x40,0x3C,0x00, +0x7F,0x80,0x00,0x1F,0xFF,0x00,0x07,0xFF,0xF8,0x00, +0xFE,0x1F,0xE0,0x1F,0x00,0x3E,0x03,0xE0,0x01,0xF0, +0x3C,0x00,0x0F,0x87,0x80,0x00,0x78,0x78,0x00,0x03, +0xD1,0xE0,0x00,0x07,0xA3,0xC0,0x00,0x07,0x4F,0x80, +0x00,0x0F,0x78,0x00,0x00,0xE8,0xF0,0x00,0x03,0xC7, +0x80,0x00,0x3C,0x78,0x00,0x07,0x83,0xC0,0x00,0xF8, +0x3E,0x00,0x1F,0x01,0xF0,0x03,0xF0,0x0F,0xE0,0xFE, +0x00,0x7F,0xFF,0x80,0x01,0xFF,0xF0,0x00,0x07,0xF8, +0x00,0x0A,0xB8,0x60,0x34,0xFF,0xFF,0x03,0xFF,0xFF, +0x0F,0xFF,0xFE,0x3C,0x00,0xFC,0xF0,0x00,0xFE,0x78, +0x00,0x3D,0xE0,0x01,0xF7,0x80,0x1F,0x9F,0xFF,0xFC, +0x7F,0xFF,0xE1,0xFF,0xFE,0x0D,0xF0,0x00,0x05,0xF8, +0x00,0x00,0x0D,0xBC,0x5F,0x3C,0x00,0x7F,0x80,0x00, +0x1F,0xFE,0x00,0x07,0xFF,0xF8,0x00,0xFE,0x1F,0xC0, +0x1F,0x00,0x3E,0x03,0xE0,0x01,0xF0,0x7C,0x00,0x0F, +0x90,0xF0,0x00,0x0F,0x2B,0xC0,0x00,0x0F,0x47,0x00, +0x00,0x0E,0xAF,0x00,0x00,0x3C,0x78,0x00,0x07,0xC7, +0x80,0x30,0x78,0x7C,0x03,0xCF,0x83,0xE0,0x7F,0xF0, +0x1F,0x01,0xFE,0x00,0xFE,0x1F,0xC0,0x07,0xFF,0xFF, +0x00,0x1F,0xFF,0xFC,0x00,0x7F,0x87,0xE0,0x00,0x00, +0x1C,0x00,0x00,0x00,0x40,0x0C,0x38,0x60,0x38,0xFF, +0xFF,0x80,0x7F,0xFF,0xF8,0x3F,0xFF,0xFE,0x1E,0x00, +0x3F,0x0F,0x00,0x07,0xC8,0xF0,0x00,0x3C,0x78,0x00, +0x0E,0x47,0x80,0x01,0xE3,0xC0,0x01,0xF1,0xE0,0x01, +0xF0,0xFF,0xFF,0xF0,0x7F,0xFF,0xF0,0x3F,0xFF,0xE0, +0x1E,0x07,0xE0,0x0F,0x00,0xF8,0x07,0x80,0x3E,0x03, +0xC0,0x0F,0x81,0xE0,0x03,0xC0,0xF0,0x01,0xF0,0x78, +0x00,0x7C,0x3C,0x00,0x1E,0x1E,0x00,0x0F,0x91,0xE0, +0x00,0x7C,0xF0,0x00,0x1F,0x78,0x00,0x07,0x80,0x0B, +0x38,0x40,0x34,0x01,0xFE,0x00,0x1F,0xFF,0x00,0x7F, +0xFF,0x81,0xF8,0x3F,0x87,0xC0,0x0F,0x0F,0x00,0x0F, +0x43,0x80,0x03,0xD0,0xF0,0x00,0x00,0xF8,0x00,0x01, +0xFF,0x00,0x01,0xFF,0xE0,0x00,0xFF,0xF8,0x00,0x3F, +0xF8,0x00,0x07,0xF8,0x00,0x01,0xF8,0x00,0x00,0xF8, +0x00,0x00,0xF7,0x00,0x01,0xF1,0xE0,0x00,0x7B,0xE0, +0x00,0xE3,0xE0,0x07,0xC3,0xF8,0x3F,0x03,0xFF,0xFC, +0x03,0xFF,0xF0,0x00,0xFF,0x00,0x0B,0x38,0x20,0x31, +0x3F,0xFF,0xFF,0xE8,0x03,0xC0,0x1A,0x00,0xF0,0x06, +0x80,0x3C,0x01,0x40,0x0F,0x00,0x00,0x0B,0x38,0x60, +0x39,0xBE,0x00,0x07,0xEF,0x80,0x01,0xFB,0xE0,0x00, +0x7C,0x3C,0x00,0x3C,0x7C,0x00,0xF8,0x7F,0x0F,0xE0, +0x7F,0xFF,0x80,0x7F,0xFE,0x00,0x1F,0xE0,0x00,0x0D, +0x38,0x00,0x34,0xF0,0x00,0x03,0xE1,0xE0,0x00,0x1E, +0x1C,0x00,0x03,0x90,0x78,0x00,0x1E,0x07,0x00,0x03, +0x80,0xF0,0x00,0xF0,0x1E,0x00,0x1C,0x20,0x3C,0x00, +0xF0,0x03,0x80,0x1C,0x00,0x78,0x07,0x80,0x0F,0x00, +0xE0,0x00,0xE0,0x1C,0x00,0x1E,0x07,0x80,0x01,0xC0, +0xE0,0x00,0x38,0x3C,0x00,0x07,0x87,0x80,0x00,0x70, +0xE0,0x00,0x0E,0x3C,0x00,0x01,0xE7,0x00,0x00,0x1C, +0xE0,0x00,0x03,0xBC,0x01,0x00,0x07,0xE0,0x00,0x00, +0xF8,0x00,0x00,0x0F,0x00,0x00,0x11,0xB8,0x20,0x4A, +0xE0,0x01,0xF0,0x00,0xF1,0xE0,0x03,0xE0,0x03,0xDE, +0x00,0x7F,0x00,0x38,0xE0,0x07,0x70,0x03,0x8F,0x00, +0x77,0x00,0x78,0xF0,0x0F,0x78,0x07,0x8F,0x00,0xE7, +0x80,0x70,0x70,0x0E,0x38,0x07,0x07,0x00,0xE3,0x80, +0xF0,0x78,0x1E,0x3C,0x0F,0x20,0x70,0x38,0x38,0x1C, +0x07,0x07,0x83,0xC3,0xC0,0x78,0x70,0x3C,0x38,0x40, +0x70,0xE0,0x38,0x70,0x07,0x1E,0x03,0xCF,0x00,0x79, +0xC0,0x1C,0xE0,0x80,0x73,0x80,0x39,0xC0,0x07,0x70, +0x03,0xBC,0x00,0x77,0x00,0x1F,0x81,0x00,0x7E,0x00, +0x3F,0x00,0x07,0xC0,0x03,0xE0,0x20,0x07,0x80,0x03, +0xC0,0x00,0x0C,0x38,0x20,0x34,0x78,0x00,0x0F,0x1E, +0x00,0x0F,0x0F,0x80,0x0F,0x03,0xC0,0x0F,0x00,0xF0, +0x07,0x80,0x7C,0x07,0x80,0x1E,0x07,0x80,0x07,0x87, +0x80,0x03,0xE3,0xC0,0x00,0xFB,0xC0,0x00,0x3F,0xC0, +0x20,0x01,0xF8,0x00,0x00,0x78,0x00,0x00,0x7E,0x00, +0x00,0x7F,0x80,0x00,0x3F,0xE0,0x00,0x3C,0xF0,0x00, +0x3C,0x7C,0x00,0x3E,0x1F,0x00,0x1E,0x07,0x80,0x1E, +0x01,0xE0,0x1F,0x00,0xF8,0x1F,0x00,0x3E,0x0F,0x00, +0x0F,0x0F,0x00,0x07,0xCF,0x80,0x01,0xF7,0x80,0x00, +0x78,0x0C,0xB8,0x00,0x34,0xF8,0x00,0x07,0x9F,0x00, +0x03,0xE3,0xC0,0x00,0xF0,0xF8,0x00,0x78,0x1F,0x00, +0x3E,0x03,0xC0,0x0F,0x00,0xF8,0x07,0x80,0x1F,0x03, +0xE0,0x03,0xC0,0xF0,0x00,0xF8,0x78,0x00,0x1F,0x3C, +0x00,0x03,0xCF,0x00,0x00,0x7F,0x80,0x00,0x1F,0xC0, +0x00,0x03,0xF0,0x06,0x80,0x0F,0x00,0x30,0x00,0x78, +0x00,0x0B,0x38,0x20,0x31,0x2F,0xFF,0xFF,0x00,0x00, +0x1E,0x00,0x00,0x78,0x00,0x01,0xF0,0x00,0x07,0xC0, +0x00,0x1F,0x00,0x00,0x3C,0x00,0x00,0xF0,0x00,0x03, +0xE0,0x00,0x0F,0x80,0x00,0x3E,0x00,0x00,0x78,0x00, +0x01,0xE0,0x00,0x07,0xC0,0x00,0x1F,0x00,0x00,0x7C, +0x00,0x00,0xF0,0x00,0x03,0xC0,0x00,0x0F,0x80,0x00, +0x3E,0x00,0x00,0xF8,0x00,0x01,0xE0,0x00,0x07,0x80, +0x00,0x13,0xFF,0xFF,0xF8,0x03,0xC8,0x7C,0x17,0x3F, +0xF7,0x86,0xF0,0xDE,0x1B,0xC2,0x38,0x4F,0xF0,0x05, +0xB8,0x00,0x17,0x1C,0x00,0xC0,0x21,0xC0,0x0C,0x04, +0x9C,0x00,0xC0,0x81,0xC0,0x0C,0x12,0x1C,0x24,0x1C, +0x00,0xC4,0x81,0xC9,0x01,0xC0,0x0C,0x00,0xE0,0x03, +0xC8,0x3C,0x17,0x3F,0xF4,0x3E,0x87,0xD0,0xFA,0x1E, +0x03,0xCF,0xF0,0x08,0x1E,0x26,0xA4,0x01,0xC0,0x01, +0xE0,0x00,0xF8,0x00,0xFC,0x00,0x7F,0x08,0x0E,0x70, +0x0F,0x1C,0x07,0x0E,0x07,0x87,0x83,0x81,0xC1,0xC0, +0xF1,0xE0,0x38,0xE0,0x1E,0xF0,0x07,0x0B,0x85,0xFC, +0xAD,0x1F,0xFF,0xFF,0xC0,0x03,0x8A,0x4B,0x9A,0xF8, +0x78,0x3C,0x1C,0x0E,0x09,0xAA,0x20,0x2C,0x03,0xFC, +0x00,0xFF,0xF0,0x1F,0xFF,0x83,0xC0,0x78,0x38,0x03, +0xC7,0x80,0x3C,0x70,0x03,0xC0,0x00,0x3C,0x00,0x07, +0xC0,0x3F,0xFC,0x1F,0xFF,0xC3,0xFF,0x3C,0x7C,0x03, +0xC7,0x80,0x3D,0x1E,0x00,0x78,0xE0,0x0F,0x8F,0x01, +0xF8,0xFF,0xFB,0x87,0xFF,0x38,0x1F,0xC3,0xC0,0x08, +0xB8,0x60,0x2D,0xBC,0x00,0x07,0x1F,0x01,0xDF,0xF0, +0x7F,0xFE,0x1F,0x83,0xC7,0xC0,0x79,0xE0,0x0E,0x9E, +0x00,0x7C,0xF0,0x01,0xE7,0x80,0x1F,0x1E,0x01,0xE7, +0xC0,0xF1,0xFF,0xF8,0x77,0xFC,0x1C,0x7C,0x00,0x08, +0xAA,0x40,0x28,0x03,0xF0,0x07,0xFF,0x03,0xFF,0xE1, +0xF0,0x7C,0x78,0x0F,0x47,0x80,0x3F,0x38,0x00,0x0E, +0x00,0x3C,0x78,0x03,0xCF,0x01,0xE3,0xE0,0xF8,0x7F, +0xFC,0x0F,0xFE,0x00,0xFE,0x00,0x09,0x38,0x20,0x2D, +0xA0,0x00,0x78,0x0F,0x8F,0x07,0xFD,0xE1,0xFF,0xFC, +0x7C,0x1F,0x8F,0x01,0xF3,0xC0,0x1F,0x0E,0x00,0x7B, +0xC0,0x0F,0xAF,0x00,0x1E,0x1C,0x00,0xF3,0xC0,0x1E, +0x3C,0x07,0xC7,0xC1,0xF8,0x7F,0xFF,0x07,0xFE,0xE0, +0x3F,0x1C,0x09,0xAA,0x20,0x2C,0x01,0xF8,0x00,0x7F, +0xE0,0x1F,0xFF,0x03,0xE0,0x78,0x3C,0x03,0xC7,0x80, +0x1D,0x0E,0x00,0x3C,0xFF,0xFF,0xE3,0xFF,0xFF,0xBC, +0x00,0x04,0x38,0x00,0x08,0x78,0x01,0xE3,0xC0,0x3C, +0x3E,0x07,0xC1,0xFF,0xF8,0x0F,0xFF,0x00,0x1F,0xC0, +0x06,0x38,0x00,0x16,0x03,0xF8,0x0F,0xF0,0xF8,0x48, +0xF0,0x4F,0xFF,0x68,0xF0,0x68,0xF0,0x50,0xF0,0x00, +0x09,0x3A,0x3C,0x2C,0x03,0xF1,0xC1,0xFF,0xB8,0x7F, +0xFF,0x1F,0x07,0xE3,0xC0,0x7C,0xF0,0x07,0x9C,0x00, +0xF3,0x80,0x0F,0x7E,0x00,0x39,0xC0,0x07,0x38,0x01, +0xE7,0x80,0x3C,0x70,0x0F,0x8F,0x83,0xF0,0xFF,0xFE, +0x0F,0xF9,0xC0,0x7E,0x38,0x00,0x0F,0x87,0x00,0x3C, +0xF0,0x0F,0x0F,0x03,0xE1,0xFF,0xF8,0x1F,0xFE,0x00, +0xFE,0x00,0x08,0x38,0x60,0x2D,0xBC,0x00,0x0E,0x3F, +0x07,0x7F,0xE3,0xFF,0xF9,0xF8,0x3D,0x1E,0x01,0xFB, +0xC0,0x0F,0xBC,0x00,0xEE,0x00,0x70,0x01,0xB8,0x60, +0x13,0x5E,0x46,0xFD,0xFB,0xC0,0x04,0x49,0xDC,0x13, +0x40,0xF2,0x01,0xA0,0xFA,0x0F,0xA0,0xF0,0x0F,0x21, +0xE7,0xE7,0xF3,0xE0,0x08,0x38,0x60,0x29,0xBC,0x00, +0x0E,0x01,0xE7,0x01,0xE3,0x81,0xE1,0xC1,0xE0,0xE1, +0xE0,0x71,0xE0,0x39,0xE0,0x1D,0xE0,0x0F,0xF0,0x07, +0xFC,0x03,0xEF,0x01,0xE7,0x80,0xE1,0xE0,0x70,0xF8, +0x38,0x3C,0x23,0x81,0xE1,0xC0,0x79,0x1C,0x03,0xCE, +0x00,0xF0,0x02,0x38,0x40,0x13,0xBF,0xBF,0xBF,0xBE, +0x0D,0xAA,0x60,0x40,0xE3,0xF0,0x3F,0x0E,0xFF,0x8F, +0xF8,0xFF,0xFD,0xFF,0xCF,0x83,0xF8,0x3D,0x1E,0x03, +0xE0,0x3F,0x78,0x03,0x80,0x3E,0xF0,0x07,0x00,0x77, +0x00,0x70,0x07,0x08,0x2A,0x60,0x2C,0xE3,0xF0,0x77, +0xFE,0x3F,0xFF,0x9F,0x83,0xD1,0xE0,0x1E,0xE0,0x0F, +0xDE,0x00,0x7D,0xE0,0x07,0x09,0xAA,0x20,0x2C,0x01, +0xF8,0x00,0xFF,0xE0,0x1F,0xFF,0x03,0xE0,0x78,0x3C, +0x03,0xC7,0x80,0x1D,0x0E,0x00,0x3E,0xFC,0x00,0x3C, +0x38,0x00,0xF3,0xC0,0x0E,0x1E,0x01,0xE1,0xF0,0x3C, +0x0F,0xFF,0x80,0x7F,0xF0,0x01,0xFC,0x00,0x08,0xBA, +0x7C,0x2C,0xE3,0xE0,0x3B,0xFE,0x0F,0xFF,0xC3,0xF0, +0x78,0xF8,0x0F,0x3C,0x01,0xD3,0xC0,0x0F,0x9E,0x00, +0x3C,0xF0,0x03,0xDE,0x00,0xE7,0x80,0x79,0xF0,0x3C, +0x7F,0xFE,0x1D,0xFF,0x07,0x1F,0x03,0x78,0x00,0x0E, +0x00,0x00,0x09,0x3A,0x3C,0x2C,0x03,0xF1,0xC1,0xFF, +0x38,0x7F,0xF7,0x1F,0x07,0xE3,0xC0,0x7C,0xF0,0x07, +0xC3,0x80,0x1F,0x5E,0x00,0x3C,0x38,0x00,0xE7,0x00, +0x3C,0xF0,0x07,0x8F,0x01,0xF1,0xF0,0x7E,0x1F,0xFF, +0xC1,0xFF,0x78,0x0F,0xCF,0xD0,0x00,0x3C,0x00,0x07, +0x80,0x05,0x2A,0x60,0x1A,0xE7,0xDD,0xFB,0xFF,0x7C, +0x11,0xE0,0x6F,0x01,0xBC,0x03,0x80,0x08,0xAA,0x20, +0x28,0x07,0xF0,0x07,0xFF,0x03,0xFF,0xE1,0xE0,0x7C, +0x70,0x0F,0x1C,0x01,0xC7,0x00,0x01,0xF0,0x00,0x3F, +0x80,0x0F,0xFE,0x00,0xFF,0xE0,0x07,0xFC,0x00,0x1F, +0x80,0x01,0xF1,0xE0,0x0F,0x3C,0x03,0xCF,0x81,0xE1, +0xFF,0xF8,0x3F,0xF8,0x03,0xF8,0x00,0x04,0xB8,0x20, +0x16,0x04,0x07,0x16,0x78,0x9F,0xFE,0x9E,0x34,0xF0, +0x3C,0x0F,0xE1,0xF8,0x3E,0x08,0xAA,0x40,0x2D,0xBE, +0x00,0xFD,0xF0,0x07,0xC3,0x80,0x3C,0xF0,0x1F,0x3E, +0x0F,0xC7,0xFF,0x70,0xFF,0x9C,0x1F,0x87,0x09,0x2A, +0x20,0x28,0xE0,0x03,0xDE,0x00,0x7B,0xC0,0x0E,0x38, +0x03,0xC7,0x80,0x70,0x70,0x0E,0x0E,0x03,0xC1,0xE0, +0x70,0x1C,0x0E,0x03,0x83,0xC0,0x78,0x70,0x07,0x0E, +0x00,0xE3,0x80,0x1E,0x70,0x01,0xDE,0x00,0x3B,0x81, +0x00,0x7E,0x00,0x0F,0x80,0x80,0x1E,0x00,0x0E,0x2A, +0x00,0x38,0xF0,0x0F,0x00,0xF8,0x70,0x0F,0x00,0xE3, +0xC0,0xFC,0x07,0x1E,0x07,0xE0,0x7A,0x0E,0x07,0xE0, +0x70,0x78,0x73,0x87,0x92,0x38,0x73,0x87,0x00,0xE7, +0x1E,0x70,0x80,0xE7,0x0E,0x70,0x07,0x38,0x77,0x04, +0x83,0xF0,0x3F,0x00,0x0F,0x81,0xF0,0x20,0x0F,0x00, +0xF0,0x00,0x09,0x2A,0x20,0x28,0xF0,0x07,0x8F,0x00, +0xF0,0xF0,0x3C,0x1E,0x0F,0x01,0xE3,0xE0,0x1E,0x78, +0x03,0xDE,0x00,0x3F,0x80,0x03,0xF0,0x20,0x0F,0x80, +0x01,0xF8,0x00,0x7F,0x00,0x1E,0xF0,0x03,0xCF,0x00, +0xF1,0xE0,0x3C,0x1E,0x07,0x81,0xE1,0xE0,0x3E,0x78, +0x03,0xCF,0x00,0x3C,0x09,0x3A,0x3C,0x28,0xF0,0x01, +0xDE,0x00,0x79,0xC0,0x0E,0x87,0x80,0x78,0x70,0x0E, +0x0F,0x03,0xC1,0xE0,0x70,0x1C,0x0E,0x03,0xC3,0xC0, +0x78,0x70,0x07,0x0E,0x00,0xF3,0xC2,0x01,0xCE,0x00, +0x3F,0x81,0x00,0x7E,0x00,0x0F,0x80,0x80,0x1E,0x02, +0x00,0x70,0x08,0x03,0x80,0x01,0xF0,0x01,0xFC,0x00, +0x3F,0x00,0x07,0xC0,0x00,0x09,0x2A,0x20,0x29,0x2F, +0xFF,0xF0,0x00,0x3C,0x00,0x0F,0x00,0x03,0xC0,0x00, +0xF8,0x00,0x1E,0x00,0x07,0x80,0x01,0xE0,0x00,0x78, +0x00,0x1F,0x00,0x03,0xC0,0x00,0xF0,0x00,0x3C,0x00, +0x0F,0x00,0x03,0xE0,0x00,0x78,0x00,0x27,0xFF,0xFF, +0x05,0xC8,0x3C,0x1A,0x01,0xF0,0x0F,0xC1,0xE3,0x43, +0x84,0x87,0x00,0xF0,0x1E,0x07,0xC0,0x70,0x07,0xC0, +0x1E,0x00,0xE0,0xD0,0xE1,0x41,0xC0,0x1E,0x00,0xFC, +0x07,0xC0,0x3C,0x01,0xC8,0x9C,0x15,0xBF,0x7E,0xFD, +0xFB,0xDC,0x05,0xC8,0x3C,0x1A,0xF0,0x11,0xF8,0x03, +0xC3,0x43,0x84,0x87,0x00,0x78,0x03,0xC0,0x1F,0x00, +0x70,0x1F,0x03,0xC0,0x38,0xD0,0xE1,0x21,0xC2,0x07, +0x83,0xF0,0x3E,0x03,0xC0,0x00,0x09,0x8E,0x45,0x2E, +0x3F,0x00,0x0F,0xFC,0x02,0xFF,0xF0,0xEF,0xFF,0xFE, +0xC1,0xFF,0xE8,0x07,0xFC,0x00,0x1F,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x16,0x02,0xB8,0x9C,0x1B,0x4F,0x90, +0x6B,0xAD,0xC7,0xEF,0xDF,0x09,0x48,0x5C,0x2D,0x00, +0x00,0xC0,0x00,0x38,0x80,0x00,0xC0,0x00,0x38,0x00, +0x06,0x00,0x1F,0xC0,0x0F,0xFC,0x03,0xFF,0xE0,0xF0, +0xFC,0x3C,0x1B,0xC7,0x87,0x78,0xE0,0xC7,0x3C,0x18, +0x07,0x87,0x01,0x3E,0x18,0x03,0xC7,0x00,0x78,0xC1, +0xE7,0x18,0x38,0xF7,0x07,0x1E,0xC1,0xE1,0xF8,0x78, +0x1F,0xFE,0x01,0xFF,0x80,0x1F,0xC0,0x03,0x00,0x00, +0xE0,0x02,0x43,0x00,0x00,0xE0,0x01,0x03,0x00,0x00, +0x0A,0x38,0x20,0x2C,0x01,0xFC,0x00,0x3F,0xF8,0x03, +0xFF,0xE0,0x3E,0x0F,0x03,0xC0,0x3C,0x1E,0x00,0xE0, +0xF0,0x07,0x87,0x00,0x3D,0x47,0x80,0x00,0x1C,0x00, +0x09,0xFF,0xF8,0x00,0x70,0x00,0x03,0xC0,0x02,0x03, +0x80,0x00,0x3C,0x00,0x01,0xC0,0x00,0x1E,0x00,0x00, +0xE0,0x00,0x1F,0xFE,0x1C,0xFF,0xFF,0xE7,0xFF,0xFF, +0x90,0x07,0xF0,0x09,0x24,0x42,0xAC,0x40,0x01,0x1C, +0x7E,0x7B,0xFF,0xFF,0x3F,0xFF,0xC3,0xE1,0xF0,0x70, +0x1E,0x1E,0x01,0xC3,0x80,0x3D,0x0E,0x00,0x71,0xC0, +0x1E,0x38,0x03,0x87,0x80,0xF0,0x7C,0x3E,0x1F,0xFF, +0xE7,0xFF,0xFE,0xE3,0xF3,0xC8,0x00,0x20,0x0A,0xB8, +0x00,0x2C,0xF0,0x00,0x79,0xE0,0x01,0xE7,0x80,0x0F, +0x0F,0x00,0x3C,0x3C,0x01,0xE0,0x78,0x07,0x80,0xE0, +0x3C,0x03,0xC0,0xE0,0x07,0x07,0x80,0x1E,0x1C,0x00, +0x38,0xF0,0x00,0xF7,0x80,0x01,0xDE,0x00,0x07,0xF0, +0x12,0xFF,0xFF,0xE8,0x00,0x78,0x04,0xBF,0xFF,0xFB, +0x00,0x1E,0x00,0x01,0xC8,0x9C,0x15,0xBF,0x7B,0xE0, +0xDF,0xBD,0xC0,0x09,0x48,0x5C,0x2C,0x07,0xF0,0x01, +0xFF,0x80,0x7F,0xF8,0x1E,0x0F,0x03,0x80,0xF0,0xF0, +0x1E,0x1E,0x01,0xC1,0xC0,0x00,0x3C,0x00,0x03,0xE0, +0x00,0x3E,0x00,0x1F,0xF0,0x07,0xBF,0x81,0xC1,0xF8, +0x38,0x1F,0x87,0x00,0xF8,0xE0,0x0F,0x9C,0x00,0x7B, +0xC0,0x0F,0x3E,0x00,0xE3,0xE0,0x1C,0x3F,0x07,0x03, +0xF9,0xE0,0x1F,0xF8,0x01,0xFC,0x00,0x0F,0xC0,0x00, +0xF8,0x00,0x07,0x80,0x00,0x70,0xE0,0x0F,0x1E,0x01, +0xE3,0xC0,0x38,0x3C,0x0F,0x07,0xFF,0xC0,0x3F,0xF0, +0x03,0xF8,0x00,0x05,0x88,0x2C,0x1B,0x5E,0x3C,0x0E, +0xB8,0x00,0x3A,0x00,0x1F,0xC0,0x00,0x03,0xFF,0xE0, +0x00,0x3F,0x9F,0xE0,0x01,0xE0,0x07,0xC0,0x0F,0x00, +0x07,0x80,0x70,0x00,0x07,0x03,0x80,0xF8,0x0E,0x0C, +0x0F,0xF8,0x38,0x70,0x78,0xF0,0x71,0x83,0x80,0xE1, +0xCE,0x1C,0x01,0x83,0x47,0x0E,0x00,0x01,0xE3,0x07, +0x00,0x00,0xEE,0x1C,0x00,0x03,0xB8,0x70,0x06,0x0E, +0x61,0xC0,0x38,0x31,0x83,0x80,0xE1,0xC7,0x07,0x8F, +0x07,0x0C,0x0F,0xF8,0x38,0x38,0x1F,0x80,0xE0,0x70, +0x00,0x07,0x00,0xF0,0x00,0x78,0x01,0xE0,0x03,0xC0, +0x03,0xF9,0xFE,0x00,0x03,0xFF,0xE0,0x00,0x01,0xFC, +0x00,0x00,0x06,0x1C,0x27,0x1C,0x1F,0x81,0xFF,0x1E, +0x3C,0xE0,0xE6,0x07,0x00,0xF8,0xFF,0xCF,0xEE,0xF0, +0x77,0x03,0xB8,0x3D,0xE3,0xE7,0xFF,0x1F,0x18,0x08, +0x22,0x60,0xAC,0x07,0x07,0x03,0x87,0x03,0x87,0x03, +0x83,0x83,0xC3,0x81,0xC3,0xC1,0xE3,0xC1,0xE1,0xC0, +0xE1,0xE0,0x78,0x70,0x1E,0x3C,0x07,0x0F,0x03,0xC3, +0x80,0xE0,0xE0,0x38,0x70,0x0E,0x1C,0x07,0x07,0x09, +0x98,0x44,0x2F,0x3F,0xFF,0xFF,0x40,0x00,0x7C,0x00, +0x00,0xF0,0x05,0x86,0x24,0x9B,0x3F,0xFC,0x0E,0xB8, +0x00,0x3A,0x00,0x1F,0xC0,0x00,0x03,0xFF,0xE0,0x00, +0x3F,0x9F,0xE0,0x01,0xE0,0x07,0xC0,0x0F,0x00,0x07, +0x80,0x70,0x00,0x07,0x03,0x80,0x00,0x0E,0x0C,0x3F, +0xF0,0x38,0x70,0xFF,0xE0,0x71,0x83,0x83,0xC1,0xCE, +0x0E,0x07,0x03,0x47,0x07,0x03,0x81,0xD8,0x1F,0xFC, +0x07,0x60,0x7F,0xC0,0x1D,0xC1,0xC7,0x00,0x77,0x07, +0x0E,0x01,0xCC,0x1C,0x18,0x06,0x30,0x70,0x70,0x38, +0xE1,0xC0,0xE0,0xE1,0x87,0x03,0x87,0x07,0x1C,0x07, +0x1C,0x0E,0x00,0x00,0xE0,0x1E,0x00,0x0F,0x00,0x3C, +0x00,0x78,0x00,0x7F,0x3F,0xC0,0x00,0x7F,0xFC,0x00, +0x00,0x3F,0x80,0x00,0x0B,0x85,0xEF,0x2D,0x1F,0xFF, +0xFF,0xC0,0x05,0x96,0x48,0xA0,0x1F,0x03,0xF8,0x71, +0xC6,0x0F,0x1C,0x0C,0xC0,0xCC,0x1C,0xE3,0x87,0xF0, +0x3E,0x00,0x09,0xB0,0x20,0x2B,0xA0,0x1C,0x00,0x01, +0xC0,0x27,0xFF,0xFF,0xE8,0x07,0x00,0x00,0x70,0x08, +0x00,0x00,0x13,0xFF,0xFF,0xC0,0x05,0x9C,0x27,0x1A, +0x1F,0x87,0xFC,0xF1,0xEE,0x0F,0x00,0x1C,0x03,0x80, +0xF0,0x1E,0x03,0xC0,0x70,0x0E,0x02,0x3F,0xF8,0x05, +0x9C,0x27,0x1A,0x3F,0x87,0xFC,0xF1,0xEE,0x0E,0x01, +0xC0,0x78,0x0F,0xC0,0x1F,0x00,0x1D,0xC1,0xDE,0x3C, +0xFF,0x87,0xF0,0x03,0x8A,0x8B,0x9A,0x3E,0x3C,0x78, +0x70,0xE0,0x08,0x3A,0x7C,0x2D,0xBC,0x00,0xF7,0xC0, +0x0F,0x3E,0x00,0xEF,0x00,0xF7,0xC0,0xFB,0xF8,0xFD, +0xDF,0xFE,0xEF,0xF7,0x71,0xF3,0xEF,0x00,0x03,0x80, +0x00,0x0A,0xC8,0x1C,0x2A,0x07,0xFF,0xF8,0x7F,0xFF, +0xE3,0xFF,0xFF,0xC3,0xFF,0x0E,0x33,0xFF,0x87,0x10, +0xFF,0xC3,0x81,0xFF,0x0E,0x03,0xFC,0x38,0x03,0xF0, +0xE3,0x40,0x38,0x71,0xA0,0x1C,0x38,0xC0,0x0E,0x1C, +0x00, +}; +/* font data size: 5071 bytes */ + +static const unsigned char Arial_28_index[] = { +0x00,0x00,0x01,0x00,0x1E,0x01,0xB0,0x24,0x02,0x58, +0x1F,0x21,0x4F,0x0A,0xB0,0x5D,0x03,0x26,0x1A,0xA0, +0xDE,0x07,0x10,0x39,0x41,0xCF,0x0F,0x50,0x85,0xC4, +0x5E,0x27,0x31,0x56,0x8B,0x90,0x63,0x23,0x5B,0x1C, +0x20,0xEF,0x47,0xF6,0x40,0x32,0x07,0x11,0x08,0x89, +0xE4,0x83,0x25,0xD1,0x59,0x4B,0x78,0x5F,0xC3,0x20, +0x19,0xF0,0xD2,0xC6,0xAC,0x37,0xC1,0xC3,0x4E,0x2A, +0x73,0x13,0xC4,0x9E,0x68,0xFC,0xE8,0x25,0x43,0xDA, +0x29,0x11,0xEE,0x94,0xB4,0xCC,0x26,0xB5,0x39,0xAA, +0x24,0x54,0x72,0xB9,0xD6,0x46,0xB6,0xD5,0xBD,0xAE, +0x65,0x74,0xEB,0xC9,0x5E,0x8A,0xF6,0x98,0x22,0xC3, +0x96,0x2F,0x32,0x31,0x97,0x8C,0xD0,0x68,0x73,0x49, +0xDA,0x60,0xD4,0x26,0xB9,0x35,0xE9,0xB3,0x6D,0xB1, +0x6E,0xE3,0x82,0x1C,0x72,0xE4,0x97,0x3D,0xBA,0x35, +0xD4,0x8E,0xD6,0x78,0x63,0xD0,0x1E,0xFA,0xFA,0xA7, +0xE5,0xBF,0x51,0xFE,0xD0,0x0C,0x80,0x84,0x05,0x20, +0x31,0x01,0xC8,0x10,0x40,0x92,0x05,0x10,0x2C,0x81, +0x84,0x0D,0x20,0x71,0x03,0xC8,0x20,0x41,0x12,0x09, +0x10,0x4C,0x82,0x84,0x15,0x20,0xB1,0x05,0xC8,0x30, +0x41,0x92,0x0D,0x10,0x6C,0x83,0x84,0x1D,0x20,0xF1, +0x07,0xC8,0x40,0x42,0x12,0x11,0x10,0x8C,0x84,0x84, +0x25,0x21,0x3F,0x0E,0xA8,0x94,0xC5,0x5A,0x31,0xB1, +0x97,0x8F,0x8C,0x7D,0xE4,0xBD,0x27,0x99,0x50,0xCA, +0xBA,0x56,0x93,0x1E,0x99,0x34,0xCE,0xA6,0xA5,0x36, +0x99,0xC0,0xCE,0x2A,0x74,0xE0, +}; +/* font index size: 246 bytes */ + +const ILI9341_t3_font_t Arial_28 = { + Arial_28_index, + 0, + Arial_28_data, + 1, + 0, + 32, + 182, + 0, + 0, + 13, + 6, + 6, + 4, + 6, + 6, + 43, + 28 +}; + + +/* +static const unsigned char Arial_28_data[] = { +0x00,0x00,0x00,0x16,0x01,0xB8,0x80,0x17,0xBF,0x79, +0xEA,0x91,0x3C,0x05,0x94,0x29,0x1D,0xBC,0x1D,0xC1, +0xC8,0x0C,0x80,0x80,0x0B,0x38,0x00,0x2D,0x00,0x1C, +0x0E,0x00,0x78,0x38,0xA0,0x1C,0x0E,0x00,0x70,0x38, +0x4F,0xFF,0xFF,0xE0,0x38,0x3C,0x28,0x1C,0x0E,0x00, +0x78,0x38,0x13,0xFF,0xFF,0xF8,0x38,0x1C,0x0A,0x1C, +0x0E,0x00,0x38,0x3C,0x04,0x1C,0x0E,0x00,0x09,0x40, +0x3E,0xAC,0x00,0xC0,0x00,0x7E,0x00,0x3F,0xF0,0x0F, +0xFF,0x03,0xCC,0xF0,0xF1,0x8E,0x43,0x86,0x1D,0x0E, +0x18,0x01,0xE3,0x00,0x1E,0x60,0x03,0xFC,0x00,0x3F, +0xE0,0x01,0xFF,0x00,0x0F,0xF8,0x00,0xCF,0x80,0x18, +0x74,0x80,0x60,0xF1,0xC1,0x83,0xBC,0x30,0xF3,0xC6, +0x3C,0x7C,0xCF,0x87,0xFF,0xE0,0x7F,0xF8,0x01,0xFC, +0x12,0x01,0x80,0x00,0x0F,0xB8,0x40,0x46,0x1F,0x00, +0x03,0x80,0x3F,0xC0,0x07,0x80,0x79,0xE0,0x07,0x00, +0x70,0xE0,0x0F,0x00,0xE0,0x70,0x0E,0x00,0xE0,0x70, +0x1C,0x00,0xE0,0x70,0x3C,0x00,0xE0,0x70,0x38,0x00, +0xE0,0x70,0x78,0x00,0xE0,0x70,0x70,0x00,0xE0,0x70, +0xE0,0x00,0x70,0xE0,0xE0,0x00,0x79,0xE1,0xC0,0x00, +0x3F,0xC3,0xC3,0xE0,0x0F,0x03,0x87,0xF8,0x00,0x07, +0x8F,0x3C,0x00,0x07,0x0E,0x1D,0x00,0x01,0xC3,0x81, +0xC0,0x03,0x83,0x81,0xC0,0x07,0x83,0x81,0xC0,0x07, +0x03,0x81,0xC0,0x0F,0x03,0x81,0xC0,0x0E,0x03,0x81, +0xC0,0x1C,0x01,0xC3,0x80,0x3C,0x01,0xE7,0x80,0x38, +0x00,0xFF,0x00,0x78,0x00,0x3C,0x00,0x0B,0xB8,0x40, +0x34,0x01,0xF8,0x00,0x07,0xFE,0x00,0x0F,0xFF,0x00, +0x0F,0x0F,0x00,0x1E,0x07,0x81,0x23,0x80,0x70,0x01, +0xC0,0xE0,0x01,0xE3,0xE0,0x00,0xFF,0xC0,0x00,0x7F, +0x00,0x00,0xFE,0x00,0x01,0xFC,0x00,0x03,0xFE,0x00, +0x07,0x8F,0x04,0x0F,0x07,0x8F,0x1E,0x03,0x8F,0x1C, +0x01,0xDE,0x1C,0x01,0xFE,0x1C,0x00,0xFE,0x1C,0x00, +0x7C,0x1E,0x00,0x7C,0x0F,0x00,0xFE,0x0F,0x83,0xFF, +0x07,0xFF,0xE7,0xC1,0xFF,0x83,0x80,0x7E,0x01,0x00, +0x01,0x94,0x49,0x0F,0xBE,0x39,0x00,0x04,0x48,0x5C, +0x1A,0x03,0x03,0x03,0x81,0x81,0xC0,0xC4,0x1C,0x0C, +0x25,0xC3,0x78,0x2B,0x80,0xC1,0x2E,0x03,0x08,0x38, +0x0C,0x07,0x01,0x80,0xE0,0x30,0x0C,0x04,0x48,0x7C, +0x1A,0xC0,0x30,0x1C,0x06,0x03,0x80,0xC4,0x0E,0x03, +0x24,0x38,0x0D,0xA0,0xF2,0x0E,0x06,0x90,0xE0,0x64, +0x0E,0x06,0x07,0x03,0x03,0x81,0x81,0x80,0x06,0x98, +0x28,0x1F,0x20,0xE0,0x23,0x89,0xEE,0xF7,0xFF,0xC7, +0xFC,0x07,0xC0,0x3B,0x81,0xEF,0x07,0x1C,0x08,0x20, +0x09,0xA6,0x42,0x2F,0xA0,0x1C,0x00,0x01,0xC0,0x27, +0xFF,0xFF,0xE8,0x07,0x00,0x00,0x70,0x00,0x01,0x92, +0x7D,0x17,0x3E,0x9B,0x20,0x05,0x86,0x24,0x1B,0x3F, +0xFC,0x01,0x86,0x60,0x17,0x3C,0x05,0xB8,0x00,0x17, +0x00,0x1E,0x40,0x75,0x01,0xC9,0x07,0x14,0x1C,0x24, +0x70,0x51,0xC0,0x97,0x01,0x1C,0x00,0x09,0x38,0x40, +0x2C,0x03,0xF0,0x01,0xFF,0x80,0x7F,0xF8,0x1F,0x0F, +0x83,0x80,0x72,0x5C,0x00,0xED,0xE0,0x01,0xEF,0x80, +0x07,0x97,0x00,0x38,0x70,0x0E,0x0F,0x87,0xC0,0xFF, +0xF0,0x0F,0xFC,0x00,0x7E,0x00,0x05,0xB8,0x80,0x2C, +0x00,0x60,0x0E,0x01,0xE0,0x3E,0x07,0xE1,0xFE,0x7F, +0xEF,0xCE,0xF0,0xEC,0x0F,0xA0,0x1F,0x40,0x3D,0x00, +0x70,0x09,0xB8,0x20,0x2C,0x03,0xF8,0x00,0xFF,0xE0, +0x3F,0xFF,0x83,0xE0,0xFC,0x78,0x03,0xC7,0x00,0x1F, +0x1C,0x00,0x1E,0x00,0x00,0x38,0x00,0x07,0x80,0x00, +0x70,0x00,0x0F,0x00,0x01,0xE0,0x00,0x3C,0x00,0x07, +0x80,0x00,0xF0,0x00,0x1E,0x00,0x03,0xC0,0x00,0x78, +0x00,0x1F,0x00,0x03,0xC0,0x00,0x78,0x00,0x0F,0x00, +0x01,0xC0,0x00,0x1F,0xFF,0xFC,0x7F,0xFF,0xF0,0x09, +0x38,0x40,0x2C,0x07,0xF0,0x03,0xFF,0x80,0xFF,0xF8, +0x3E,0x0F,0x87,0x00,0x71,0xE0,0x07,0x38,0x00,0xE8, +0x00,0x03,0x80,0x00,0xF0,0x00,0x1C,0x00,0x0F,0x10, +0x03,0xF8,0x00,0x7F,0xC0,0x00,0x3C,0x00,0x03,0x80, +0x00,0x7C,0x00,0x00,0xF1,0xC0,0x03,0x9C,0x00,0xF3, +0xC0,0x3C,0x3C,0x0F,0x07,0xFF,0xC0,0x3F,0xF0,0x01, +0xF8,0x00,0x09,0xB8,0x20,0x2C,0x00,0x07,0x00,0x00, +0xF0,0x00,0x1F,0x10,0x00,0x7E,0x00,0x0F,0xE0,0x01, +0xEE,0x00,0x1C,0xE0,0x03,0x8E,0x00,0x78,0xE0,0x0F, +0x0E,0x00,0xE0,0xE0,0x1C,0x0E,0x03,0xC0,0xE0,0x38, +0x0E,0x07,0x00,0xE0,0xF0,0x0E,0x1E,0x00,0xE2,0x7F, +0xFF,0xFE,0x80,0x03,0x80,0x09,0x38,0x40,0x2D,0x03, +0xFF,0xF0,0xFF,0xFE,0xA3,0x80,0x02,0x1C,0x00,0x03, +0x9F,0x80,0x7F,0xFC,0x0F,0xFF,0xC3,0xE0,0x3C,0x78, +0x03,0xC0,0x00,0x3A,0xC0,0x00,0x77,0x00,0x0E,0xE0, +0x03,0x8E,0x00,0x71,0xC0,0x1E,0x1E,0x07,0x83,0xFF, +0xE0,0x3F,0xF8,0x00,0xFC,0x00,0x09,0xB8,0x20,0x2C, +0x01,0xFC,0x00,0x7F,0xF0,0x0F,0xFF,0x81,0xF0,0x7C, +0x3C,0x01,0xC3,0x80,0x1E,0x78,0x00,0xF0,0xE0,0x00, +0x1C,0x00,0x01,0xC3,0xF0,0x1C,0xFF,0xC1,0xDF,0xFE, +0x1F,0xC0,0xF1,0xF0,0x07,0x9E,0x00,0x3A,0xB8,0x00, +0x39,0x80,0x03,0x9C,0x00,0x39,0xC0,0x07,0x0E,0x00, +0xF0,0xF8,0x1E,0x07,0xFF,0xC0,0x1F,0xF8,0x00,0x7E, +0x00,0x09,0x38,0x40,0x2D,0x3F,0xFF,0xF8,0x00,0x06, +0x00,0x01,0x80,0x00,0x60,0x00,0x1C,0x00,0x07,0x00, +0x00,0xC0,0x00,0x38,0x20,0x01,0xC0,0x80,0x0E,0x02, +0x40,0x70,0x09,0x03,0x80,0x28,0x1C,0x00,0xA0,0xE0, +0x00,0x09,0x38,0x40,0x2C,0x03,0xF0,0x01,0xFF,0x80, +0x7F,0xF8,0x1E,0x07,0x87,0x80,0x7A,0x9C,0x00,0xE3, +0xC0,0x3C,0x3C,0x0F,0x03,0xFF,0xC0,0x3F,0xE0,0x0F, +0xFF,0x03,0xC0,0xF0,0xF0,0x0F,0x3C,0x00,0xEB,0xE0, +0x01,0xDE,0x00,0x79,0xC0,0x0E,0x1E,0x07,0x83,0xFF, +0xF0,0x1F,0xF8,0x00,0xFC,0x00,0x09,0x38,0x40,0x2C, +0x03,0xF0,0x01,0xFF,0x80,0xFF,0xF8,0x1E,0x07,0x87, +0x80,0x70,0xE0,0x07,0x3C,0x00,0x67,0x00,0x0D,0x5C, +0x00,0x39,0xC0,0x0F,0x3C,0x03,0xE7,0xC0,0xFC,0x7F, +0xFB,0x87,0xFE,0x70,0x3F,0x0E,0x00,0x01,0xE0,0x00, +0x0E,0x70,0x01,0xCE,0x00,0x70,0xE0,0x1E,0x1E,0x07, +0x81,0xFF,0xE0,0x1F,0xF8,0x00,0xFC,0x00,0x01,0xAA, +0x60,0x17,0x3F,0x46,0x80,0x9E,0x01,0xB6,0x7D,0x17, +0x3F,0x46,0x80,0x9F,0x4D,0x90,0x09,0xA6,0x42,0x2E, +0x00,0x00,0x20,0x00,0x1E,0x00,0x07,0xE0,0x01,0xFC, +0x00,0xFE,0x00,0x3F,0x80,0x0F,0xC0,0x07,0xF0,0x00, +0xF8,0x00,0x0E,0x00,0x00,0xF8,0x00,0x07,0xF0,0x00, +0x0F,0xC0,0x00,0x3F,0x80,0x00,0xFE,0x00,0x01,0xFC, +0x00,0x07,0xE0,0x00,0x1E,0x00,0x00,0x20,0x09,0x98, +0x44,0x2F,0x3F,0xFF,0xFF,0x00,0x00,0x04,0xFF,0xFF, +0xF0,0x09,0xA6,0x42,0x2E,0x80,0x00,0x0F,0x00,0x00, +0xFC,0x00,0x07,0xF0,0x00,0x0F,0xE0,0x00,0x3F,0x80, +0x00,0x7E,0x00,0x01,0xFC,0x00,0x03,0xE0,0x00,0x0E, +0x00,0x03,0xE0,0x01,0xFC,0x00,0x7E,0x00,0x3F,0x80, +0x0F,0xE0,0x07,0xF0,0x00,0xFC,0x00,0x0F,0x00,0x00, +0x80,0x00,0x00,0x09,0x38,0x40,0x2C,0x03,0xF0,0x01, +0xFF,0xC0,0xFF,0xFC,0x1E,0x07,0xC7,0x80,0x78,0xE0, +0x07,0xC7,0x00,0x0E,0x00,0x01,0xC0,0x00,0x78,0x00, +0x0E,0x00,0x03,0xC0,0x01,0xF0,0x00,0x7C,0x00,0x1F, +0x00,0x03,0xC0,0x00,0xF0,0x00,0x3C,0x05,0x00,0xE0, +0x12,0x00,0x00,0x48,0x0E,0x00,0x12,0x48,0x5C,0x50, +0x00,0x03,0xFE,0x00,0x00,0x00,0xFF,0xFE,0x00,0x00, +0x1F,0xFF,0xFC,0x00,0x03,0xFC,0x03,0xF8,0x00,0x3F, +0x00,0x07,0xE0,0x03,0xE0,0x00,0x0F,0x80,0x3C,0x00, +0x00,0x3C,0x01,0xC0,0x3E,0x1C,0xF0,0x1E,0x07,0xFC, +0xE3,0xC1,0xE0,0x7F,0xF7,0x0E,0x0E,0x07,0x83,0xF0, +0x70,0xF0,0x78,0x07,0x81,0xC7,0x07,0x80,0x3C,0x0E, +0x38,0x78,0x00,0xE0,0x73,0xC3,0x80,0x07,0x03,0x9C, +0x1C,0x00,0x30,0x1C,0xE1,0xE0,0x01,0x80,0xE7,0x0E, +0x00,0x0C,0x07,0x47,0x0E,0x00,0x1C,0x0E,0x38,0x70, +0x00,0xE0,0xF1,0xC3,0x80,0x0E,0x07,0x0E,0x1E,0x00, +0xF0,0x78,0x78,0x70,0x0F,0x87,0x81,0xC3,0xE1,0xFC, +0x78,0x0E,0x0F,0xFE,0xFF,0x80,0x78,0x3F,0xE7,0xF8, +0x01,0xE0,0x7C,0x1F,0x03,0x8F,0x00,0x00,0x00,0x38, +0x3E,0x00,0x00,0x03,0x80,0xF8,0x00,0x00,0x78,0x03, +0xF0,0x00,0x0F,0x80,0x0F,0xF0,0x03,0xF8,0x00,0x1F, +0xFF,0xFF,0x80,0x00,0x3F,0xFF,0xF0,0x00,0x00,0x1F, +0xF8,0x00,0x00,0x0C,0xB8,0x20,0x35,0x20,0x07,0xC0, +0x08,0x00,0x77,0x00,0x00,0x3D,0xE0,0x10,0x01,0xC7, +0x00,0x80,0x1C,0x1C,0x00,0x0F,0x07,0x81,0x00,0x70, +0x1C,0x00,0x3C,0x07,0x82,0x01,0xC0,0x1C,0x10,0x1F, +0xFF,0xF0,0x0F,0xFF,0xFE,0x20,0x70,0x00,0x71,0x27, +0x00,0x01,0xC8,0x70,0x00,0x07,0x3C,0x00,0x01,0xEE, +0x00,0x00,0x38,0x0A,0xB8,0x60,0x34,0xFF,0xFE,0x03, +0xFF,0xFE,0x0F,0xFF,0xFC,0x38,0x00,0xF8,0xE0,0x00, +0xE5,0xF0,0x00,0x39,0xC0,0x01,0xC7,0x00,0x1F,0x1F, +0xFF,0xF0,0x7F,0xFF,0xE1,0xFF,0xFF,0xC7,0x00,0x0F, +0x9C,0x00,0x0E,0x70,0x00,0x3E,0xB8,0x00,0x0E,0xE0, +0x00,0x7B,0x80,0x01,0xCE,0x00,0x1F,0x3F,0xFF,0xF8, +0xFF,0xFF,0xC3,0xFF,0xF8,0x00,0x0C,0x38,0x40,0x38, +0x00,0x7F,0x00,0x01,0xFF,0xE0,0x01,0xFF,0xFC,0x01, +0xF0,0x3F,0x01,0xE0,0x07,0x81,0xE0,0x01,0xE0,0xE0, +0x00,0x78,0xE0,0x00,0x1C,0x70,0x00,0x08,0x78,0x00, +0x00,0x6F,0x00,0x00,0x03,0x80,0x00,0x00,0xE0,0x00, +0x08,0x70,0x00,0x07,0x38,0x00,0x07,0x8E,0x00,0x03, +0x87,0x80,0x03,0xC1,0xE0,0x03,0xC0,0x7C,0x07,0xC0, +0x1F,0xFF,0xC0,0x07,0xFF,0xC0,0x00,0x7F,0x00,0x0B, +0xB8,0x60,0x38,0xFF,0xFE,0x00,0xFF,0xFF,0x80,0xFF, +0xFF,0xE0,0xE0,0x03,0xF0,0xE0,0x00,0xF0,0xE0,0x00, +0x78,0xE0,0x00,0x3D,0x1C,0x00,0x03,0xB7,0x80,0x00, +0x3C,0x70,0x00,0x07,0x70,0x00,0x0F,0x8E,0x00,0x01, +0xCE,0x00,0x03,0xCE,0x00,0x07,0x8E,0x00,0x0F,0x0E, +0x00,0x3F,0x0F,0xFF,0xFE,0x0F,0xFF,0xF8,0x0F,0xFF, +0xE0,0x00,0x0A,0xB8,0x60,0x35,0x3F,0xFF,0xFE,0xDE, +0x00,0x00,0x47,0x00,0x00,0x27,0xFF,0xFF,0x9B,0xC0, +0x00,0x09,0xE0,0x00,0x04,0xFF,0xFF,0xFC,0x09,0xB8, +0x60,0x31,0x3F,0xFF,0xFF,0x78,0x00,0x04,0x70,0x00, +0x09,0xFF,0xFF,0x9B,0xC0,0x00,0x33,0x80,0x00,0x00, +0x0D,0x38,0x40,0x3C,0x00,0x3F,0xC0,0x00,0x3F,0xFF, +0x00,0x1F,0xFF,0xF0,0x07,0xE0,0x1F,0x01,0xF0,0x00, +0xF0,0x78,0x00,0x0F,0x0E,0x00,0x00,0xE3,0xC0,0x00, +0x1C,0x70,0x00,0x01,0x8E,0x00,0x00,0x05,0x70,0x00, +0x00,0x13,0xC0,0x07,0xFF,0xB8,0x00,0x00,0x78,0x70, +0x00,0x01,0xCF,0x00,0x00,0x38,0xE0,0x00,0x07,0x1E, +0x00,0x01,0xE1,0xF0,0x00,0x7C,0x1F,0x80,0x7F,0x01, +0xFF,0xFF,0xC0,0x0F,0xFF,0xE0,0x00,0x3F,0xE0,0x00, +0x0B,0x38,0x60,0x39,0xBC,0x00,0x03,0xDF,0x00,0x00, +0xF3,0xFF,0xFF,0xFE,0xF0,0x00,0x0F,0x9C,0x00,0x03, +0x80,0x01,0xB8,0x80,0x17,0xBF,0x7E,0xFD,0xE0,0x08, +0x38,0x20,0x29,0xA0,0x00,0xFA,0x00,0x0F,0x60,0x00, +0xF3,0xC0,0x0E,0xF0,0x07,0x38,0x07,0x1F,0x0F,0x87, +0xFF,0x81,0xFF,0x80,0x3F,0x00,0x0B,0xB8,0x60,0x34, +0xE0,0x00,0x78,0xE0,0x00,0xF0,0xE0,0x01,0xE0,0xE0, +0x03,0xC0,0xE0,0x07,0x80,0xE0,0x0F,0x00,0xE0,0x1E, +0x00,0xE0,0x3C,0x00,0xE0,0x78,0x00,0xE0,0xF0,0x00, +0xE1,0xE0,0x00,0xE3,0xE0,0x00,0xE7,0xF0,0x00,0xEF, +0x70,0x00,0xFE,0x78,0x00,0xFC,0x3C,0x00,0xF8,0x1C, +0x00,0xF0,0x0E,0x00,0xE0,0x0F,0x00,0xE0,0x07,0x80, +0xE0,0x03,0x80,0xE0,0x01,0xC0,0xE0,0x01,0xE0,0xE0, +0x00,0xF0,0xE0,0x00,0x70,0xE0,0x00,0x38,0xE0,0x00, +0x3C,0xE0,0x00,0x1E,0x09,0x38,0x60,0x2D,0xBC,0x00, +0x06,0xF0,0x00,0x1B,0xC0,0x00,0x57,0x00,0x01,0x3F, +0xFF,0xF8,0x0C,0xB8,0x80,0x42,0xF8,0x00,0x0F,0xCF, +0xE0,0x00,0xFD,0xFC,0x00,0x7F,0x8E,0xE0,0x03,0xBB, +0xB8,0x01,0xEF,0x3C,0xE0,0x0E,0x79,0xE3,0x80,0xE3, +0xCF,0x0E,0x0E,0x1D,0xC1,0xC7,0x87,0x8E,0x0E,0x38, +0x3B,0x83,0x9E,0x0F,0x3C,0x0E,0xE0,0x79,0xE0,0x3E, +0x03,0xB8,0x07,0x00,0xE0,0x0B,0x38,0x60,0x39,0x1E, +0x00,0x03,0xBE,0x00,0x07,0x8F,0xC0,0x01,0xDD,0xC0, +0x03,0xBB,0xC0,0x07,0x73,0x80,0x0E,0xE3,0x80,0x1D, +0xC7,0x80,0x3B,0x87,0x00,0x77,0x07,0x00,0xEE,0x0F, +0x01,0xDC,0x0E,0x03,0xB8,0x0E,0x07,0x70,0x1E,0x0E, +0xE0,0x1C,0x1D,0xC0,0x1C,0x3B,0x80,0x3C,0x77,0x00, +0x38,0xEE,0x00,0x39,0xDC,0x00,0x7B,0xB8,0x00,0x77, +0x8E,0x00,0x0F,0xDC,0x00,0x0F,0xC7,0x00,0x01,0xE0, +0x0D,0x38,0x40,0x3C,0x00,0x7F,0x80,0x00,0x3F,0xFC, +0x00,0x1F,0xFF,0xE0,0x07,0xE0,0x7E,0x01,0xF0,0x03, +0xE0,0x78,0x00,0x1E,0x0E,0x00,0x01,0xC3,0x80,0x00, +0x3D,0x0E,0x00,0x00,0x76,0xF0,0x00,0x00,0xEE,0x00, +0x00,0x1E,0x1C,0x00,0x00,0xE3,0xC0,0x00,0x3C,0x38, +0x00,0x07,0x07,0x80,0x01,0xE0,0x78,0x00,0xF8,0x07, +0xE0,0x7E,0x00,0x7F,0xFF,0x80,0x03,0xFF,0xC0,0x00, +0x1F,0xE0,0x00,0x0A,0xB8,0x60,0x34,0xFF,0xFF,0x03, +0xFF,0xFF,0x0F,0xFF,0xFE,0x38,0x00,0x7C,0xE0,0x00, +0x73,0x80,0x01,0xF5,0xC0,0x00,0x77,0x00,0x03,0xDC, +0x00,0x0E,0x70,0x00,0xF9,0xFF,0xFF,0xC7,0xFF,0xFE, +0x1F,0xFF,0xC0,0xDE,0x00,0x00,0x5F,0x00,0x00,0x00, +0x0D,0x3C,0x5F,0x3C,0x00,0x7F,0x00,0x00,0x7F,0xF8, +0x00,0x1F,0xFF,0xC0,0x07,0xC0,0x7C,0x01,0xE0,0x03, +0xC0,0x78,0x00,0x3C,0x0E,0x00,0x03,0x83,0x80,0x00, +0x79,0x0E,0x00,0x00,0xE6,0xF0,0x00,0x01,0xCE,0x00, +0x00,0x38,0xE0,0x00,0x0F,0x1C,0x00,0x01,0xC3,0x80, +0x30,0x38,0x38,0x07,0x8F,0x07,0x80,0xFB,0xC0,0x78, +0x07,0xF8,0x07,0xC0,0x7E,0x00,0x7F,0xFF,0xE0,0x03, +0xFF,0xFF,0x00,0x1F,0xE3,0xF0,0x00,0x00,0x1C,0x00, +0x00,0x00,0x80,0x0B,0xB8,0x60,0x38,0xFF,0xFF,0x80, +0xFF,0xFF,0xE0,0xFF,0xFF,0xF0,0xE0,0x00,0xF8,0xE0, +0x00,0x78,0xE0,0x00,0x3D,0x5C,0x00,0x03,0x9C,0x00, +0x07,0x9C,0x00,0x0F,0x1C,0x00,0x3F,0x1F,0xFF,0xFE, +0x1F,0xFF,0xFC,0x1F,0xFF,0xE0,0x1C,0x07,0xC0,0x23, +0x80,0x3C,0x03,0x80,0x1E,0x03,0x80,0x0F,0x03,0x80, +0x07,0x83,0x80,0x07,0xC3,0x80,0x03,0xC4,0x70,0x00, +0x3C,0x70,0x00,0x1E,0x70,0x00,0x0F,0x0B,0x38,0x40, +0x34,0x01,0xFE,0x00,0x1F,0xFF,0x00,0x7F,0xFF,0x01, +0xF0,0x1F,0x03,0x80,0x0F,0x0E,0x00,0x0E,0x43,0x80, +0x01,0xC7,0x00,0x00,0x0F,0x00,0x00,0x0F,0x80,0x00, +0x1F,0xF0,0x00,0x1F,0xFE,0x00,0x0F,0xFF,0x80,0x03, +0xFF,0x80,0x00,0x7F,0x80,0x00,0x0F,0x80,0x00,0x07, +0xC7,0x00,0x00,0xEF,0x00,0x01,0xCE,0x00,0x03,0x9E, +0x00,0x0F,0x1E,0x00,0x3C,0x3F,0x01,0xF0,0x3F,0xFF, +0xC0,0x1F,0xFF,0x00,0x0F,0xF8,0x00,0x0A,0xB8,0x20, +0x2F,0x3F,0xFF,0xFF,0xD0,0x07,0x00,0x68,0x03,0x80, +0x34,0x01,0xC0,0x14,0x00,0xE0,0x00,0x0B,0x38,0x60, +0x39,0xBC,0x00,0x03,0xEF,0x00,0x00,0xF9,0xC0,0x00, +0x3B,0x80,0x00,0xF8,0x70,0x00,0x38,0xF0,0x00,0xF0, +0xF8,0x07,0xC0,0xFF,0xFF,0x00,0xFF,0xFC,0x00,0x3F, +0xC0,0x00,0x0C,0xB8,0x20,0x34,0xE0,0x00,0x03,0xBC, +0x00,0x01,0xF0,0xE0,0x00,0x0E,0x83,0x80,0x00,0xE0, +0xF0,0x00,0x79,0x03,0x80,0x03,0x80,0xF0,0x01,0xE0, +0x1C,0x00,0x70,0x07,0x80,0x3C,0x20,0x1C,0x01,0xC0, +0x07,0x80,0xF0,0x00,0xE0,0x38,0x00,0x3C,0x1E,0x04, +0x00,0xE0,0xE0,0x00,0x3C,0x78,0x00,0x07,0x1C,0x00, +0x01,0xCF,0x00,0x80,0x07,0x70,0x00,0x01,0xFC,0x01, +0x20,0x07,0xC0,0x00,0x12,0xB8,0x00,0x4C,0xE0,0x00, +0xF8,0x00,0x3B,0xC0,0x03,0xE0,0x01,0xE7,0x00,0x0F, +0x80,0x07,0x43,0x80,0x0E,0xE0,0x03,0x8F,0x00,0x3B, +0x80,0x1E,0x1C,0x01,0xEE,0x00,0x72,0x0E,0x00,0xE3, +0x80,0x38,0x1C,0x03,0x8E,0x01,0xC4,0x8E,0x03,0x83, +0x80,0xE0,0x1C,0x1E,0x0E,0x07,0x08,0x0E,0x0E,0x03, +0x83,0x80,0x38,0x38,0x0E,0x1E,0x00,0x71,0xE0,0x1C, +0x70,0x40,0x38,0xE0,0x0E,0x38,0x00,0xF7,0x80,0x39, +0xE0,0x90,0x3B,0x80,0x0E,0xE0,0x00,0x7E,0x00,0x1F, +0x01,0x20,0x3E,0x00,0x0F,0x80,0x0C,0xB8,0x00,0x32, +0x78,0x00,0x0F,0x0F,0x00,0x07,0x81,0xC0,0x01,0xC0, +0x38,0x00,0xE0,0x0F,0x00,0x78,0x01,0xE0,0x3C,0x00, +0x38,0x0E,0x00,0x07,0x07,0x80,0x01,0xE3,0xC0,0x00, +0x38,0xE0,0x00,0x07,0x70,0x00,0x01,0xFC,0x00,0x00, +0x3E,0x00,0x00,0x07,0x00,0x00,0x03,0xE0,0x00,0x01, +0xFC,0x00,0x00,0xF7,0x80,0x00,0x38,0xE0,0x00,0x1C, +0x1C,0x00,0x0F,0x07,0x80,0x07,0x80,0xE0,0x01,0xC0, +0x1C,0x00,0xF0,0x07,0x80,0x78,0x00,0xF0,0x1C,0x00, +0x1C,0x0E,0x00,0x03,0x87,0x80,0x00,0xF3,0xC0,0x00, +0x1E,0x0C,0xB8,0x00,0x32,0xF0,0x00,0x07,0x9C,0x00, +0x01,0xC3,0x80,0x00,0xE0,0xF0,0x00,0x78,0x1E,0x00, +0x3C,0x03,0x80,0x0E,0x00,0xF0,0x07,0x80,0x1E,0x03, +0xC0,0x03,0x80,0xE0,0x00,0xF0,0x78,0x00,0x1E,0x3C, +0x00,0x03,0x8E,0x00,0x00,0x77,0x00,0x00,0x1F,0xC0, +0x00,0x03,0xE0,0x06,0x80,0x0E,0x00,0x30,0x00,0x70, +0x00,0x0B,0x38,0x20,0x31,0x27,0xFF,0xFF,0x00,0x00, +0x1E,0x00,0x00,0x78,0x00,0x01,0xE0,0x00,0x03,0x80, +0x00,0x0E,0x00,0x00,0x3C,0x00,0x00,0xF0,0x00,0x03, +0xC0,0x00,0x07,0x00,0x00,0x1C,0x00,0x00,0x78,0x00, +0x01,0xE0,0x00,0x07,0x80,0x00,0x0E,0x00,0x00,0x38, +0x00,0x00,0xF0,0x00,0x03,0xC0,0x00,0x0F,0x00,0x00, +0x1C,0x00,0x00,0x70,0x00,0x01,0xE0,0x00,0x07,0x80, +0x00,0x13,0xFF,0xFF,0xF8,0x03,0xC8,0x5C,0x17,0x3F, +0xF7,0x86,0xF0,0xDE,0x1B,0xC2,0x38,0x4F,0xF0,0x05, +0xB8,0x00,0x17,0x1C,0x02,0x5C,0x05,0x1C,0x09,0x1C, +0x14,0x1C,0x24,0x1C,0x50,0x1C,0x90,0x1D,0x00,0x1C, +0x03,0xC8,0x5C,0x17,0x3F,0xF4,0x3E,0x87,0xD0,0xFA, +0x1E,0x03,0xCF,0xF0,0x07,0x9E,0x26,0xA2,0x03,0x81, +0x00,0xF8,0x00,0xD8,0x20,0x3B,0x84,0x0E,0x38,0x0C, +0x18,0x83,0x83,0x92,0xE0,0x39,0xC0,0x1C,0x0B,0x87, +0xFC,0x2D,0x3F,0xFF,0xFF,0xC0,0x03,0x8A,0x4B,0x9A, +0xF8,0x7C,0x3C,0x1C,0x0E,0x09,0x2A,0x40,0x2C,0x07, +0xF8,0x03,0xFF,0xC0,0xFF,0xFC,0x3C,0x07,0xCF,0x00, +0x79,0xC0,0x07,0x40,0x00,0x1C,0x00,0x0F,0x80,0x7F, +0xF0,0x7F,0xFE,0x1F,0xF9,0xC7,0xC0,0x39,0xE0,0x07, +0x38,0x00,0xE7,0x00,0x3C,0xE0,0x0F,0x9F,0x07,0xF1, +0xFF,0xEE,0x1F,0xF9,0xC0,0xFC,0x1C,0x09,0x38,0x60, +0x2D,0xBC,0x00,0x03,0x8F,0xC0,0x77,0xFE,0x0F,0xFF, +0xE1,0xFC,0x3E,0x3E,0x01,0xE8,0xF0,0x03,0xB7,0x80, +0x07,0x8F,0x00,0x39,0xF0,0x0F,0x3F,0x87,0xC7,0xFF, +0xF0,0xEF,0xFC,0x1C,0x7E,0x00,0x08,0xAA,0x40,0x28, +0x03,0xF0,0x03,0xFF,0x01,0xFF,0xE0,0xF8,0x7C,0x78, +0x07,0x1C,0x01,0xEF,0x00,0x3E,0x70,0x00,0x1C,0x00, +0x77,0x80,0x1C,0xE0,0x0E,0x3C,0x03,0x87,0x83,0xC0, +0xFF,0xF0,0x1F,0xF8,0x01,0xF8,0x00,0x09,0x38,0x20, +0x2D,0xA0,0x00,0x38,0x0F,0xC7,0x07,0xFE,0xE1,0xFF, +0xFC,0x7C,0x3F,0x9E,0x01,0xF8,0x70,0x03,0xF7,0x80, +0x07,0x87,0x00,0x3C,0xF0,0x0F,0x8F,0x87,0xF0,0xFF, +0xFE,0x0F,0xFD,0xC0,0x7E,0x38,0x09,0x2A,0x40,0x2C, +0x03,0xF0,0x01,0xFF,0x80,0x7F,0xF8,0x1E,0x07,0x87, +0x80,0x78,0xE0,0x07,0x18,0x00,0x77,0x00,0x0F,0x3F, +0xFF,0xFC,0xF0,0x00,0x0F,0x00,0x00,0xE0,0x03,0x9E, +0x00,0xE1,0xF0,0x7C,0x1F,0xFF,0x01,0xFF,0xC0,0x0F, +0xE0,0x05,0xB8,0x20,0x18,0x07,0xE0,0xFE,0x1F,0xE1, +0xE1,0x23,0x82,0x7F,0xF6,0x8E,0x0D,0x1C,0x14,0x38, +0x00,0x09,0x3A,0x3C,0x2C,0x03,0xF1,0xC1,0xFF,0x38, +0x7F,0xFF,0x1F,0x0F,0xE7,0x80,0x7E,0x1C,0x00,0xFD, +0xE0,0x01,0xE1,0xC0,0x0F,0x3C,0x03,0xE3,0xE1,0xFC, +0x3F,0xFF,0x83,0xFF,0x70,0x1F,0x8E,0x00,0x01,0xDC, +0x00,0x3B,0x80,0x0E,0x78,0x03,0xC7,0xC0,0xF8,0xFF, +0xFE,0x07,0xFF,0x00,0x3F,0x80,0x08,0x38,0x60,0x2D, +0xBC,0x00,0x0E,0x3F,0x07,0x7F,0xE3,0xFF,0xF9,0xF8, +0x3C,0xF8,0x0F,0x78,0x03,0xEF,0x00,0x3E,0xF0,0x03, +0xB8,0x01,0xC0,0x01,0xB8,0x60,0x13,0x3E,0x86,0xFD, +0xFB,0xC0,0x04,0x49,0xDC,0x13,0x20,0xF4,0x01,0xA0, +0xFA,0x0F,0xA0,0xF4,0x0E,0x0F,0x3F,0x3F,0x9F,0x00, +0x08,0xB8,0x60,0x29,0xBC,0x00,0x07,0x00,0x79,0xC0, +0x3C,0x70,0x1E,0x1C,0x0F,0x07,0x07,0x81,0xC3,0xC0, +0x71,0xE0,0x1C,0xF0,0x07,0x78,0x01,0xFF,0x00,0x7D, +0xE0,0x1E,0x38,0x07,0x0F,0x01,0xC1,0xE0,0x70,0x38, +0x1C,0x0F,0x07,0x01,0xE1,0xC0,0x3C,0x70,0x07,0x1C, +0x01,0xE7,0x00,0x3C,0x01,0xB8,0x60,0x13,0xBF,0x7E, +0xFD,0xE0,0x0D,0xAA,0x60,0x42,0xE3,0xF0,0x3F,0x0E, +0x7F,0x8F,0xF8,0xEF,0xFD,0xFF,0xCF,0xC3,0xDC,0x3C, +0xF8,0x1F,0x01,0xEF,0x00,0xF0,0x0F,0xBC,0x01,0xC0, +0x1F,0x78,0x03,0x80,0x3B,0x80,0x38,0x03,0x80,0x08, +0x2A,0x60,0x2C,0xE3,0xF0,0x77,0xFE,0x3F,0xFF,0x9F, +0x83,0xCF,0x80,0xF7,0x80,0x3E,0xF0,0x03,0xEF,0x00, +0x3B,0x80,0x1C,0x09,0x2A,0x40,0x2C,0x03,0xF0,0x01, +0xFF,0x80,0x7F,0xF8,0x1F,0x0F,0x87,0x80,0x78,0xE0, +0x07,0x3C,0x00,0xFD,0xE0,0x01,0xDE,0x00,0x79,0xC0, +0x0E,0x3C,0x03,0xC3,0xE1,0xF0,0x3F,0xFC,0x03,0xFF, +0x00,0x1F,0x80,0x09,0x3A,0x7C,0x2C,0xE3,0xF0,0x1C, +0xFF,0x83,0xBF,0xF8,0x7F,0x0F,0x8F,0x80,0x7A,0x3C, +0x00,0xED,0xE0,0x01,0xE3,0xC0,0x0E,0x7C,0x03,0xCF, +0xC1,0xF1,0xFF,0xFC,0x3B,0xFF,0x07,0x1F,0x81,0xBC, +0x00,0x03,0x80,0x00,0x09,0x3A,0x3C,0x2C,0x03,0xF1, +0xC1,0xFF,0x38,0x7F,0xF7,0x1F,0x0F,0xE7,0x80,0x7C, +0xE0,0x07,0xBC,0x00,0xFD,0xE0,0x01,0xE1,0xC0,0x0F, +0x3C,0x03,0xE3,0xE1,0xFC,0x3F,0xFF,0x83,0xFF,0x70, +0x1F,0x8F,0xA0,0x00,0x38,0x00,0x07,0x05,0x2A,0x60, +0x1A,0xE7,0xDD,0xFB,0xFE,0x7C,0x11,0xE0,0x6F,0x01, +0xBC,0x03,0x80,0x08,0xAA,0x20,0x26,0x0F,0xE0,0x0F, +0xFE,0x07,0xFF,0xE1,0xE0,0x78,0xE0,0x0F,0x38,0x01, +0xCE,0x00,0x03,0xE0,0x00,0x7F,0x80,0x1F,0xFE,0x01, +0xFF,0xE0,0x0F,0xFC,0x00,0x3F,0x80,0x01,0xF1,0xC0, +0x07,0x38,0x03,0xCF,0x81,0xE1,0xFF,0xF0,0x3F,0xF8, +0x03,0xF8,0x00,0x05,0x38,0x00,0x16,0x04,0x01,0x85, +0x8E,0x13,0xFF,0xE8,0xE1,0xA3,0x80,0x78,0x0F,0xE0, +0xFC,0x0F,0x80,0x08,0x2A,0x60,0x2D,0xBC,0x00,0xFB, +0xC0,0x0E,0xE0,0x07,0x70,0x07,0xBC,0x07,0xCF,0x07, +0xE7,0xFF,0x71,0xFF,0x38,0x3F,0x1C,0x09,0xAA,0x00, +0x26,0xE0,0x00,0xF0,0xE0,0x03,0x8F,0x00,0x7A,0x0E, +0x00,0xE0,0x70,0x1E,0x07,0x01,0xC0,0x78,0x3C,0x40, +0x70,0x70,0x07,0x8F,0x08,0x07,0x1C,0x12,0x07,0x70, +0x20,0x07,0xC0,0x00,0x3C,0x00,0x03,0x80,0x00,0x0E, +0xAA,0x00,0x3B,0x1C,0x00,0xE0,0x07,0x78,0x07,0xC0, +0x3E,0x1C,0x03,0xE0,0x1C,0x38,0x0D,0x80,0xE4,0x1C, +0x0E,0xE0,0x70,0x38,0x31,0x83,0x80,0xE1,0xC7,0x0E, +0x01,0x87,0x1C,0x70,0x07,0x1C,0x31,0xC0,0x1C,0xE0, +0xE7,0x00,0x33,0x83,0xB8,0x00,0xEE,0x0E,0xE0,0x03, +0xB8,0x1B,0x02,0x00,0xF8,0x0F,0x80,0x01,0xE0,0x3C, +0x00,0x07,0x00,0x70,0x00,0x1C,0x01,0x80,0x00,0x09, +0x2A,0x00,0x24,0xF0,0x01,0xCF,0x00,0x70,0xE0,0x1E, +0x1E,0x07,0x81,0xE0,0xE0,0x1C,0x3C,0x03,0xCF,0x00, +0x3D,0xC0,0x03,0xF0,0x00,0x3E,0x04,0x00,0xF0,0x00, +0x3F,0x00,0x0F,0xF0,0x01,0xCF,0x00,0x70,0xE0,0x1E, +0x1E,0x07,0x81,0xE0,0xE0,0x1C,0x3C,0x03,0xCF,0x00, +0x3C,0x08,0xBA,0x3C,0x26,0xE0,0x03,0x9C,0x01,0xF0, +0xE0,0x0E,0x1C,0x07,0xA0,0xE0,0x38,0x1C,0x1E,0x40, +0xE0,0xE0,0x1C,0x78,0x80,0xE3,0x80,0x1D,0xE1,0x00, +0xEE,0x00,0x1F,0x82,0x00,0xF8,0x00,0x1E,0x04,0x80, +0xE0,0x20,0x0E,0x00,0x07,0x00,0x0F,0xC0,0x03,0xE0, +0x00,0xF0,0x00,0x09,0x2A,0x00,0x27,0x2F,0xFF,0xF8, +0x00,0x1E,0x00,0x07,0x80,0x01,0xE0,0x00,0x38,0x00, +0x0F,0x00,0x03,0xC0,0x00,0xF0,0x00,0x3C,0x00,0x0F, +0x00,0x03,0xC0,0x00,0xF0,0x00,0x3C,0x00,0x0F,0x00, +0x03,0xC0,0x00,0x70,0x00,0x27,0xFF,0xFF,0x05,0xC8, +0x3C,0x1A,0x01,0xF0,0x0F,0xC1,0xE3,0x43,0x85,0x07, +0x00,0xE0,0x1E,0x07,0xC0,0x70,0x07,0xC0,0x1E,0x00, +0xE0,0xD0,0xE1,0x21,0xC0,0x1E,0x20,0x1F,0x80,0x78, +0x01,0xCA,0x7B,0x93,0xBF,0x7E,0xFD,0xFB,0xE3,0x80, +0x05,0xC8,0x3C,0x1A,0xF0,0x0F,0x80,0xFC,0x01,0xE1, +0xA1,0xC2,0x83,0x80,0x1C,0x01,0xE0,0x0F,0x80,0x38, +0x0F,0x81,0xE0,0x1C,0x68,0x70,0x90,0xE0,0x1E,0x11, +0xF8,0x1E,0x00,0x0A,0x0C,0x25,0xAE,0x1F,0x00,0x03, +0xFF,0x01,0xBF,0xFE,0x1D,0xC3,0xFF,0xEC,0x03,0xFE, +0x00,0x07,0xC0,}; +*/ +/* font data size: 3983 bytes */ +/* +static const unsigned char Arial_28_index[] = { +0x00,0x00,0x04,0x00,0xD0,0x18,0x04, +0x40,0x86,0x0F,0x71,0x4A,0x15,0x11,0x6F,0x18,0xE1, +0xA4,0x1B,0x61,0xBD,0x1C,0x31,0xC8,0x1D,0xD2,0x04, +0x21,0xD2,0x61,0x2A,0x02,0xD5,0x30,0x83,0x49,0x37, +0x13,0xA8,0x3E,0x63,0xEE,0x3F,0x84,0x2C,0x43,0x94, +0x6D,0x4A,0x25,0x49,0x58,0x55,0xC4,0x60,0xD6,0x4C, +0x66,0x66,0x7C,0x6C,0xC6,0xE1,0x6E,0x97,0x04,0x75, +0xC7,0x6E,0x7A,0x37,0xEE,0x83,0x78,0x66,0x8B,0x99, +0x03,0x95,0x39,0x67,0x98,0xA9,0xD2,0xA2,0xEA,0x8D, +0xAC,0x9B,0x13,0xB2,0x1B,0x36,0xB4,0x4B,0x5C,0xB6, +0x4B,0x6D,0xBA,0x1B,0xC8,0xBF,0x1C,0x18,0xC4,0x5C, +0x59,0xC9,0x0C,0xAB,0xCB,0x4C,0xC6,0xCF,0xCD,0x04, +0xD2,0x9D,0x41,0xD6,0x9D,0x92,0xDB,0xDD,0xCD,0xDF, +0xFE,0x13,0xE2,0xBE,0x55,0xE9,0xBE,0xCF,0xF0,0x3F, +0x30,0xF5,0x0F,0x5A,0xF7,0xB0, +}; +*/ +/* font index size: 143 bytes */ +/* +const ILI9341_t3_font_t Arial_28 = { + Arial_28_index, + 0, + Arial_28_data, + 1, + 0, + 32, + 126, + 0, + 0, + 12, + 6, + 6, + 4, + 6, + 6, + 43, + 28 +}; +*/ + +/* +static const unsigned char Arial_28_data[] = { +0x00,0x00,0x00,0x16,0x02,0xB8,0x60,0x17,0xBF,0x7F, +0x5D,0x8E,0x90,0x57,0x80,0x05,0x14,0x49,0x1D,0x9E, +0x7B,0x8F,0x70,0xEE,0x18,0xC3,0x00,0x0A,0xB8,0x00, +0x2C,0x00,0xE0,0x60,0x03,0x03,0x92,0x03,0x81,0xC0, +0x0E,0x06,0x20,0x0E,0x07,0x13,0xFF,0xFF,0xF9,0x07, +0x03,0x80,0x1C,0x0C,0x00,0x60,0x70,0x03,0x81,0xC1, +0x3F,0xFF,0xFF,0xA1,0xC0,0xE0,0x07,0x07,0x01,0x27, +0x03,0x80,0x09,0xC2,0x3E,0xAD,0x00,0x0C,0x00,0x07, +0xF0,0x01,0xFF,0xC0,0x3F,0xFE,0x07,0xCC,0xF0,0x70, +0xC7,0x8F,0x0C,0x78,0xE0,0xC7,0x8E,0x0C,0x02,0x1E, +0x18,0x00,0xF1,0x80,0x0F,0x98,0x00,0x7F,0x80,0x01, +0xFF,0x00,0x07,0xFC,0x00,0x1F,0xE0,0x01,0x9F,0x00, +0x18,0xF0,0x01,0x87,0x9C,0x18,0x7B,0xC1,0x87,0x9C, +0x18,0x79,0xE1,0x87,0x1F,0x18,0xF0,0xF9,0x9F,0x07, +0xFF,0xE0,0x3F,0xFC,0x00,0xFE,0x04,0x80,0x30,0x00, +0x0F,0x38,0x40,0x46,0x0F,0x80,0x07,0x00,0x7F,0x80, +0x0E,0x00,0xF7,0x80,0x38,0x03,0x87,0x00,0x60,0x07, +0x07,0x01,0xC0,0x23,0x81,0xC0,0xE0,0x08,0xE0,0x70, +0x70,0x01,0xC0,0xE1,0xC0,0x01,0xC1,0xC3,0x80,0x03, +0x87,0x0E,0x00,0x07,0xDE,0x1C,0x00,0x07,0xF8,0x70, +0x7C,0x03,0xE0,0xC3,0xFC,0x00,0x03,0x87,0xBC,0x00, +0x0E,0x1C,0x3C,0x00,0x1C,0x38,0x3C,0x00,0x0E,0x1C, +0x0F,0x00,0x07,0x07,0x03,0x80,0x1C,0x0E,0x07,0x00, +0x38,0x0E,0x0E,0x00,0xE0,0x1C,0x3C,0x01,0x80,0x1E, +0xF0,0x07,0x00,0x3F,0xC0,0x0C,0x00,0x1F,0x00,0x0B, +0xB8,0x40,0x34,0x01,0xF8,0x00,0x03,0xFE,0x00,0x0F, +0xFF,0x00,0x0F,0x0F,0x00,0x1E,0x07,0x01,0x03,0xC0, +0xF0,0x03,0xC0,0xE0,0x01,0xE1,0xE0,0x01,0xF3,0xC0, +0x00,0xFF,0x80,0x00,0x7F,0x00,0x00,0xFC,0x00,0x01, +0xFE,0x00,0x07,0xFF,0x06,0x0F,0x8F,0x8F,0x0F,0x07, +0xCF,0x1E,0x03,0xEE,0x1E,0x01,0xFE,0x1C,0x00,0xFE, +0x1C,0x00,0xFC,0x1E,0x00,0x7C,0x1E,0x00,0x7E,0x1F, +0x00,0xFF,0x0F,0x83,0xEF,0x87,0xFF,0xC7,0xC3,0xFF, +0x83,0x80,0xFE,0x01,0x00,0x02,0x14,0x49,0x0F,0x7F, +0x5C,0x60,0x04,0xC8,0x5C,0x1A,0x01,0x80,0xF0,0x0E, +0x80,0xE4,0x0E,0x20,0xE1,0x0F,0x09,0x70,0x67,0x82, +0x5C,0x10,0xF0,0x83,0x84,0x0E,0x20,0x39,0x00,0xE0, +0x1C,0x03,0x04,0xC8,0x7C,0x1A,0xC0,0x38,0x10,0xE0, +0x83,0x84,0x0E,0x24,0x38,0x0F,0x50,0x3A,0x81,0xF2, +0x0E,0x80,0xF4,0x07,0x03,0xC8,0x1C,0x41,0xC2,0x1C, +0x0E,0x03,0x00,0x06,0x98,0x28,0x1F,0x00,0xE0,0x23, +0x88,0xEE,0xE7,0xF7,0xCF,0xFE,0x80,0xF8,0x07,0x70, +0x3D,0xE0,0xE3,0x81,0x04,0x00,0x09,0xA6,0x42,0x2F, +0xA0,0x1C,0x00,0x01,0xC0,0x27,0xFF,0xFF,0xE8,0x07, +0x00,0x00,0x70,0x00,0x02,0x14,0x7D,0x17,0x5F,0x46, +0x62,0x00,0x05,0x86,0x24,0x9B,0x3F,0xFC,0x01,0x88, +0x80,0x17,0x5C,0x05,0xB8,0x00,0x16,0x00,0xE0,0x0D, +0x20,0x3A,0x40,0xE0,0x0C,0x48,0x38,0x90,0xE0,0x0C, +0x12,0x38,0x24,0xE0,0x0C,0x04,0xB8,0x08,0xE0,0x00, +0x09,0x38,0x40,0x2C,0x03,0xF0,0x01,0xFF,0x80,0x7F, +0xF8,0x1E,0x0F,0x07,0x80,0xF2,0x1C,0x01,0xE8,0xF0, +0x03,0xB7,0x80,0x0F,0x9E,0x00,0x3E,0x3C,0x00,0xE8, +0x70,0x07,0x8F,0x01,0xE0,0xF0,0x7C,0x0F,0xFF,0x00, +0xFF,0xC0,0x07,0xE0,0x00,0x05,0xB8,0x80,0x2C,0x00, +0xF0,0x03,0xC0,0x7C,0x1F,0xC3,0xFC,0xFF,0xDF,0x3D, +0xE3,0xD8,0x3F,0x40,0x7E,0x80,0xFA,0x01,0xE0,0x09, +0xB8,0x20,0x2C,0x03,0xF8,0x00,0xFF,0xE0,0x1F,0xFF, +0x83,0xE0,0x78,0x3C,0x03,0xD0,0xF0,0x03,0x8E,0x00, +0x3C,0x00,0x03,0xC0,0x00,0x3A,0x00,0x00,0xF0,0x00, +0x1E,0x00,0x03,0xC0,0x00,0x7C,0x00,0x0F,0x80,0x01, +0xF0,0x00,0x3C,0x00,0x0F,0x80,0x01,0xF0,0x00,0x3E, +0x00,0x07,0xC0,0x00,0xF8,0x00,0x0F,0x00,0x01,0xE0, +0x00,0x1F,0xFF,0xFC,0x7F,0xFF,0xF0,0x09,0x38,0x40, +0x2C,0x07,0xE0,0x03,0xFF,0x00,0xFF,0xF8,0x3E,0x0F, +0x07,0x80,0xF2,0x3C,0x01,0xC7,0x80,0x3C,0x00,0x07, +0x20,0x00,0x3C,0x00,0x1F,0x10,0x03,0xF8,0x00,0xFF, +0xC0,0x00,0x7C,0x00,0x07,0xA4,0x00,0x0F,0x8E,0x00, +0x3D,0xE0,0x07,0x3E,0x01,0xE3,0xE0,0xF8,0x3F,0xFE, +0x03,0xFF,0x80,0x1F,0xC0,0x0A,0x38,0x00,0x2C,0x00, +0x07,0x00,0x00,0x78,0x40,0x00,0xF8,0x00,0x0F,0xC0, +0x00,0xFE,0x00,0x07,0x70,0x00,0x73,0x80,0x07,0x9C, +0x00,0x38,0xE0,0x03,0x87,0x00,0x38,0x38,0x03,0xC1, +0xC0,0x1C,0x0E,0x01,0xC0,0x70,0x1E,0x03,0x80,0xE0, +0x1C,0x0E,0x00,0xE1,0x3F,0xFF,0xFF,0xA0,0x00,0xE0, +0x09,0x38,0x40,0x2D,0x03,0xFF,0xF0,0xFF,0xFE,0x1E, +0x00,0x14,0x70,0x00,0x1E,0x00,0x03,0x8F,0x80,0x77, +0xFC,0x0F,0xFF,0xE1,0xF0,0x3C,0x7C,0x03,0xCF,0x00, +0x3E,0xC0,0x00,0xF7,0x00,0x1E,0xF0,0x03,0xDE,0x00, +0xF1,0xE0,0x1E,0x3E,0x0F,0x83,0xFF,0xE0,0x3F,0xF8, +0x01,0xFC,0x00,0x09,0xB8,0x20,0x2C,0x01,0xFC,0x00, +0x7F,0xF0,0x0F,0xFF,0x81,0xF0,0x78,0x1C,0x03,0xC3, +0xC0,0x1C,0x38,0x01,0xC7,0x80,0x01,0x0E,0x00,0x00, +0xE1,0xF8,0x0E,0x7F,0xC1,0xEF,0xFF,0x1F,0xC0,0xF1, +0xF8,0x07,0x9F,0x00,0x3A,0x1E,0x00,0x7C,0x38,0x00, +0xF8,0x78,0x01,0xE3,0x80,0x1C,0x3C,0x03,0xC1,0xE0, +0x78,0x0F,0xFF,0x00,0x7F,0xE0,0x01,0xF8,0x00,0x09, +0x38,0x40,0x2D,0x3F,0xFF,0xF8,0x00,0x1E,0x80,0x00, +0xF0,0x00,0x3C,0x40,0x01,0xE1,0x00,0x0F,0x04,0x00, +0x78,0x10,0x03,0xC0,0x40,0x1E,0x00,0x03,0x80,0x24, +0x1E,0x00,0x03,0x80,0x14,0x1E,0x00,0x40,0x70,0x00, +0x09,0x38,0x40,0x2C,0x07,0xF0,0x03,0xFF,0x80,0xFF, +0xF8,0x1E,0x0F,0x87,0x80,0xF2,0x5C,0x01,0xE3,0xC0, +0x3C,0x78,0x0F,0x07,0xC3,0xE0,0x7F,0xF0,0x07,0xFC, +0x03,0xFF,0xE0,0xF8,0x1E,0x3E,0x01,0xE7,0x80,0x1D, +0x7C,0x00,0x7B,0xC0,0x0E,0x3C,0x03,0xC7,0xC0,0xF0, +0x7F,0xFC,0x07,0xFF,0x00,0x3F,0x80,0x09,0x38,0x40, +0x2C,0x07,0xE0,0x03,0xFF,0x00,0xFF,0xF8,0x3E,0x0F, +0x87,0x80,0x71,0xE0,0x0F,0x3C,0x00,0xE7,0x00,0x1D, +0x5C,0x00,0x7B,0xC0,0x1F,0x3C,0x03,0xE7,0xC0,0xFC, +0x7F,0xFB,0x87,0xFE,0xF0,0x3F,0x1E,0x00,0x03,0xE0, +0x00,0x0E,0x78,0x03,0xCF,0x00,0x70,0xE0,0x1E,0x1E, +0x07,0x81,0xFF,0xE0,0x1F,0xF8,0x00,0xFC,0x00,0x01, +0xA8,0x80,0x17,0x5F,0x45,0x8A,0xE0,0x02,0x34,0x7D, +0x17,0x5F,0xA1,0x61,0x5F,0x46,0x62,0x00,0x09,0xA6, +0x42,0x2E,0x00,0x00,0x60,0x00,0x1E,0x00,0x07,0xE0, +0x01,0xFC,0x00,0xFE,0x00,0x3F,0x80,0x0F,0xE0,0x07, +0xF8,0x00,0xFC,0x00,0x0F,0x00,0x00,0xFC,0x00,0x07, +0xF0,0x00,0x0F,0xE0,0x00,0x3F,0x80,0x00,0xFE,0x00, +0x03,0xFC,0x00,0x07,0xE0,0x00,0x1E,0x00,0x00,0x60, +0x09,0x96,0x44,0xAF,0x3F,0xFF,0xFE,0xC0,0x00,0x04, +0xFF,0xFF,0xF0,0x09,0xA6,0x42,0x2E,0x80,0x00,0x0F, +0x00,0x00,0xFC,0x00,0x07,0xF0,0x00,0x1F,0xE0,0x00, +0x3F,0x80,0x00,0xFE,0x00,0x03,0xFC,0x00,0x07,0xE0, +0x00,0x1E,0x00,0x07,0xE0,0x03,0xF8,0x00,0xFE,0x00, +0x3F,0x80,0x0F,0xE0,0x07,0xF0,0x00,0xFC,0x00,0x0F, +0x00,0x00,0x80,0x00,0x00,0x09,0x38,0x40,0x2C,0x07, +0xF0,0x03,0xFF,0x80,0xFF,0xFC,0x3E,0x07,0x87,0x80, +0x79,0xE0,0x07,0x3C,0x00,0xF7,0x00,0x1E,0x00,0x03, +0xC0,0x00,0x70,0x00,0x1E,0x00,0x07,0x80,0x01,0xE0, +0x00,0x78,0x00,0x1E,0x00,0x07,0x80,0x00,0xE0,0x00, +0x3C,0x04,0x80,0xE0,0x12,0x00,0x00,0x50,0x0F,0x00, +0x12,0x48,0x5C,0x50,0x00,0x03,0xFF,0x00,0x00,0x00, +0xFF,0xFF,0x00,0x00,0x1F,0xFF,0xFE,0x00,0x03,0xF8, +0x01,0xF8,0x00,0x3E,0x00,0x03,0xE0,0x03,0xE0,0x00, +0x07,0x80,0x3C,0x00,0x00,0x1E,0x01,0xC0,0x00,0x00, +0x70,0x1C,0x01,0xF0,0x01,0xC1,0xE0,0x3F,0xC7,0x0E, +0x0E,0x07,0xFF,0x78,0x38,0x70,0x7C,0x1F,0xC1,0xC7, +0x03,0xC0,0x7C,0x0E,0x38,0x3C,0x03,0xE0,0x71,0x81, +0xC0,0x0F,0x03,0x9C,0x1E,0x00,0x78,0x1C,0xE0,0xF0, +0x03,0x80,0xE7,0x07,0x00,0x1C,0x07,0x38,0x78,0x00, +0xE0,0x39,0xC3,0xC0,0x0F,0x03,0x8E,0x1E,0x00,0x70, +0x1C,0x70,0x70,0x07,0x81,0xC3,0x83,0x80,0x3C,0x1E, +0x0E,0x1E,0x03,0xE1,0xE0,0x70,0x78,0x7F,0x3E,0x03, +0x83,0xFF,0x7F,0xE0,0x0E,0x0F,0xF3,0xFE,0x00,0x70, +0x1F,0x0F,0xC0,0x01,0xC0,0x00,0x00,0x0F,0x0F,0x00, +0x00,0x00,0xF0,0x3E,0x00,0x00,0x0F,0x00,0xFC,0x00, +0x01,0xF0,0x03,0xFC,0x00,0x7F,0x00,0x07,0xFF,0xFF, +0xE0,0x00,0x0F,0xFF,0xFC,0x00,0x00,0x07,0xFF,0x00, +0x00,0x0D,0x38,0x00,0x35,0x00,0x07,0xC0,0x00,0x00, +0xFC,0x00,0x80,0x07,0x70,0x00,0x00,0xEF,0x00,0x00, +0x3C,0xE0,0x00,0x07,0x1E,0x00,0x01,0xE1,0xC0,0x00, +0x3C,0x3C,0x00,0x07,0x07,0x80,0x01,0xE0,0x70,0x00, +0x38,0x0F,0x00,0x0F,0x01,0xE0,0x01,0xE0,0x1E,0x00, +0x38,0x03,0xC0,0x0F,0xFF,0xF8,0x20,0x3F,0xFF,0xF0, +0x0F,0x00,0x0F,0x01,0xC0,0x01,0xE0,0x78,0x00,0x1C, +0x0F,0x00,0x03,0xC1,0xC0,0x00,0x79,0x0F,0x00,0x00, +0xF3,0xC0,0x00,0x1E,0x78,0x00,0x01,0xE0,0x0A,0xB8, +0x60,0x34,0xFF,0xFC,0x03,0xFF,0xFE,0x0F,0xFF,0xFC, +0x3C,0x03,0xF1,0x1E,0x00,0x3C,0x8F,0x00,0x0F,0x47, +0x80,0x07,0x1E,0x00,0x3C,0x78,0x01,0xE1,0xFF,0xFF, +0x07,0xFF,0xF8,0x1F,0xFF,0xF8,0x78,0x07,0xF2,0x3C, +0x00,0x3D,0x5E,0x00,0x0F,0x78,0x00,0x7D,0xE0,0x01, +0xE7,0x80,0x3F,0x9F,0xFF,0xFC,0x7F,0xFF,0xE1,0xFF, +0xFC,0x00,0x0C,0x38,0x40,0x38,0x00,0x7F,0x80,0x00, +0xFF,0xF0,0x01,0xFF,0xFE,0x01,0xFC,0x3F,0x81,0xF0, +0x07,0xC1,0xF0,0x00,0xF0,0xF0,0x00,0x7C,0xF0,0x00, +0x1E,0x78,0x00,0x0E,0xDF,0x00,0x00,0x08,0xF0,0x00, +0x00,0x38,0x00,0x03,0x43,0xC0,0x00,0x78,0xF0,0x00, +0x7C,0x7C,0x00,0x3C,0x1F,0x00,0x7E,0x07,0xF1,0xFE, +0x01,0xFF,0xFE,0x00,0x7F,0xFC,0x00,0x07,0xF8,0x00, +0x0B,0xB8,0x60,0x38,0xFF,0xFE,0x00,0xFF,0xFF,0x80, +0xFF,0xFF,0xE0,0xF0,0x07,0xF0,0xF0,0x00,0xF8,0xF0, +0x00,0x79,0x1E,0x00,0x07,0x9E,0x00,0x03,0xB7,0xC0, +0x00,0x7C,0xF8,0x00,0x0F,0x8F,0x00,0x03,0xCF,0x00, +0x07,0xCF,0x00,0x07,0x8F,0x00,0x0F,0x8F,0x00,0x7F, +0x0F,0xFF,0xFE,0x0F,0xFF,0xF8,0x0F,0xFF,0xE0,0x00, +0x0A,0xB8,0x60,0x35,0x3F,0xFF,0xFE,0xDF,0x00,0x00, +0x47,0x80,0x00,0x27,0xFF,0xFF,0x9B,0xE0,0x00,0x09, +0xF0,0x00,0x04,0xFF,0xFF,0xFC,0x09,0xB8,0x60,0x31, +0x3F,0xFF,0xFF,0x7C,0x00,0x04,0x78,0x00,0x09,0xFF, +0xFF,0x9B,0xE0,0x00,0x33,0xC0,0x00,0x00,0x0D,0x38, +0x40,0x3C,0x00,0x3F,0xC0,0x00,0x3F,0xFF,0x00,0x1F, +0xFF,0xF0,0x07,0xF0,0x7F,0x01,0xF8,0x01,0xF0,0x7C, +0x00,0x1F,0x0F,0x00,0x01,0xE3,0xE0,0x00,0x1C,0x78, +0x00,0x03,0x0F,0x00,0x00,0x05,0x78,0x00,0x00,0x13, +0xE0,0x07,0xFF,0xBC,0x00,0x00,0xF9,0x78,0x00,0x03, +0xC7,0x80,0x00,0x78,0xF8,0x00,0x0F,0x0F,0xC0,0x07, +0xE0,0xFF,0x07,0xF8,0x0F,0xFF,0xFE,0x00,0x7F,0xFF, +0x00,0x01,0xFF,0x00,0x0B,0x38,0x60,0x39,0xBE,0x00, +0x07,0xD7,0x80,0x01,0xF3,0xFF,0xFF,0xFE,0xF8,0x00, +0x1F,0xBE,0x00,0x07,0x80,0x01,0xB8,0x80,0x17,0xBF, +0x7E,0xFD,0xE0,0x07,0xB8,0x20,0x29,0xA0,0x01,0xF4, +0x00,0x3D,0x80,0x07,0x70,0x07,0x8F,0x00,0xEF,0x01, +0xE7,0x81,0xE7,0xC7,0xC3,0xFF,0xC1,0xFF,0x80,0xFE, +0x00,0x0B,0xB8,0x60,0x34,0xF0,0x00,0x7C,0xF0,0x00, +0xF8,0xF0,0x01,0xF0,0xF0,0x03,0xE0,0xF0,0x07,0xC0, +0xF0,0x0F,0x80,0xF0,0x1F,0x00,0xF0,0x3E,0x00,0xF0, +0x7C,0x00,0xF0,0xF0,0x00,0xF1,0xE0,0x00,0xF3,0xE0, +0x00,0xF7,0xF0,0x00,0xFF,0xF0,0x00,0xFE,0x78,0x00, +0xFC,0x7C,0x00,0xF8,0x3E,0x00,0xF0,0x1E,0x00,0xF0, +0x1F,0x00,0xF0,0x0F,0x80,0xF0,0x07,0xC0,0xF0,0x03, +0xC0,0xF0,0x03,0xE0,0xF0,0x01,0xF0,0xF0,0x00,0xF0, +0xF0,0x00,0xF8,0xF0,0x00,0x7C,0xF0,0x00,0x3E,0x08, +0xB8,0x60,0x2D,0xBE,0x00,0x0D,0xF0,0x00,0x6F,0x80, +0x02,0xBC,0x00,0x13,0xFF,0xFF,0x0D,0xB8,0x60,0x41, +0x3F,0x80,0x00,0xFD,0xFC,0x00,0x1F,0xE3,0xB8,0x00, +0x3F,0xBB,0xC0,0x07,0x7C,0x73,0x80,0x0E,0xF7,0x3C, +0x01,0xCF,0x8E,0x38,0x03,0x9E,0xE3,0xC0,0x71,0xF1, +0xC3,0x80,0xE3,0xDC,0x3C,0x1C,0x3E,0x38,0x38,0x38, +0x7B,0x83,0xC7,0x07,0xB8,0x1C,0x70,0x7B,0x81,0xC6, +0x07,0xB8,0x1E,0xE0,0x7B,0x80,0xEE,0x07,0xB8,0x0E, +0xC0,0x7B,0x80,0xFC,0x07,0xB8,0x07,0xC0,0x7C,0x70, +0x0F,0x00,0xF0,0x0B,0x38,0x60,0x38,0xF0,0x00,0x3E, +0x3E,0x00,0x0F,0x7E,0x00,0x1F,0x1F,0xC0,0x07,0xBF, +0xC0,0x0F,0x8F,0x78,0x03,0xDE,0x78,0x07,0xC7,0x8F, +0x01,0xEF,0x0F,0x03,0xE3,0xC1,0xE0,0xF7,0x81,0xE1, +0xF1,0xE0,0x3C,0x7B,0xC0,0x3C,0xF8,0xF0,0x07,0xBD, +0xE0,0x07,0xFC,0x78,0x00,0xFE,0xF0,0x00,0xFE,0x3C, +0x00,0x1F,0x78,0x00,0x1E,0x0D,0xB8,0x40,0x3C,0x00, +0x7F,0x80,0x00,0x1F,0xFF,0x00,0x07,0xFF,0xF8,0x00, +0xFE,0x1F,0xE0,0x1F,0x00,0x3E,0x03,0xE0,0x01,0xF0, +0x3C,0x00,0x0F,0x87,0x80,0x00,0x78,0x78,0x00,0x03, +0xD1,0xE0,0x00,0x07,0xA3,0xC0,0x00,0x07,0x4F,0x80, +0x00,0x0F,0x78,0x00,0x00,0xE8,0xF0,0x00,0x03,0xC7, +0x80,0x00,0x3C,0x78,0x00,0x07,0x83,0xC0,0x00,0xF8, +0x3E,0x00,0x1F,0x01,0xF0,0x03,0xF0,0x0F,0xE0,0xFE, +0x00,0x7F,0xFF,0x80,0x01,0xFF,0xF0,0x00,0x07,0xF8, +0x00,0x0A,0xB8,0x60,0x34,0xFF,0xFF,0x03,0xFF,0xFF, +0x0F,0xFF,0xFE,0x3C,0x00,0xFC,0xF0,0x00,0xFE,0x78, +0x00,0x3D,0xE0,0x01,0xF7,0x80,0x1F,0x9F,0xFF,0xFC, +0x7F,0xFF,0xE1,0xFF,0xFE,0x0D,0xF0,0x00,0x05,0xF8, +0x00,0x00,0x0D,0xBC,0x5F,0x3C,0x00,0x7F,0x80,0x00, +0x1F,0xFE,0x00,0x07,0xFF,0xF8,0x00,0xFE,0x1F,0xC0, +0x1F,0x00,0x3E,0x03,0xE0,0x01,0xF0,0x7C,0x00,0x0F, +0x90,0xF0,0x00,0x0F,0x2B,0xC0,0x00,0x0F,0x47,0x00, +0x00,0x0E,0xAF,0x00,0x00,0x3C,0x78,0x00,0x07,0xC7, +0x80,0x30,0x78,0x7C,0x03,0xCF,0x83,0xE0,0x7F,0xF0, +0x1F,0x01,0xFE,0x00,0xFE,0x1F,0xC0,0x07,0xFF,0xFF, +0x00,0x1F,0xFF,0xFC,0x00,0x7F,0x87,0xE0,0x00,0x00, +0x1C,0x00,0x00,0x00,0x40,0x0C,0x38,0x60,0x38,0xFF, +0xFF,0x80,0x7F,0xFF,0xF8,0x3F,0xFF,0xFE,0x1E,0x00, +0x3F,0x0F,0x00,0x07,0xC8,0xF0,0x00,0x3C,0x78,0x00, +0x0E,0x47,0x80,0x01,0xE3,0xC0,0x01,0xF1,0xE0,0x01, +0xF0,0xFF,0xFF,0xF0,0x7F,0xFF,0xF0,0x3F,0xFF,0xE0, +0x1E,0x07,0xE0,0x0F,0x00,0xF8,0x07,0x80,0x3E,0x03, +0xC0,0x0F,0x81,0xE0,0x03,0xC0,0xF0,0x01,0xF0,0x78, +0x00,0x7C,0x3C,0x00,0x1E,0x1E,0x00,0x0F,0x91,0xE0, +0x00,0x7C,0xF0,0x00,0x1F,0x78,0x00,0x07,0x80,0x0B, +0x38,0x40,0x34,0x01,0xFE,0x00,0x1F,0xFF,0x00,0x7F, +0xFF,0x81,0xF8,0x3F,0x87,0xC0,0x0F,0x0F,0x00,0x0F, +0x43,0x80,0x03,0xD0,0xF0,0x00,0x00,0xF8,0x00,0x01, +0xFF,0x00,0x01,0xFF,0xE0,0x00,0xFF,0xF8,0x00,0x3F, +0xF8,0x00,0x07,0xF8,0x00,0x01,0xF8,0x00,0x00,0xF8, +0x00,0x00,0xF7,0x00,0x01,0xF1,0xE0,0x00,0x7B,0xE0, +0x00,0xE3,0xE0,0x07,0xC3,0xF8,0x3F,0x03,0xFF,0xFC, +0x03,0xFF,0xF0,0x00,0xFF,0x00,0x0B,0x38,0x20,0x31, +0x3F,0xFF,0xFF,0xE8,0x03,0xC0,0x1A,0x00,0xF0,0x06, +0x80,0x3C,0x01,0x40,0x0F,0x00,0x00,0x0B,0x38,0x60, +0x39,0xBE,0x00,0x07,0xEF,0x80,0x01,0xFB,0xE0,0x00, +0x7C,0x3C,0x00,0x3C,0x7C,0x00,0xF8,0x7F,0x0F,0xE0, +0x7F,0xFF,0x80,0x7F,0xFE,0x00,0x1F,0xE0,0x00,0x0D, +0x38,0x00,0x34,0xF0,0x00,0x03,0xE1,0xE0,0x00,0x1E, +0x1C,0x00,0x03,0x90,0x78,0x00,0x1E,0x07,0x00,0x03, +0x80,0xF0,0x00,0xF0,0x1E,0x00,0x1C,0x20,0x3C,0x00, +0xF0,0x03,0x80,0x1C,0x00,0x78,0x07,0x80,0x0F,0x00, +0xE0,0x00,0xE0,0x1C,0x00,0x1E,0x07,0x80,0x01,0xC0, +0xE0,0x00,0x38,0x3C,0x00,0x07,0x87,0x80,0x00,0x70, +0xE0,0x00,0x0E,0x3C,0x00,0x01,0xE7,0x00,0x00,0x1C, +0xE0,0x00,0x03,0xBC,0x01,0x00,0x07,0xE0,0x00,0x00, +0xF8,0x00,0x00,0x0F,0x00,0x00,0x11,0xB8,0x20,0x4A, +0xE0,0x01,0xF0,0x00,0xF1,0xE0,0x03,0xE0,0x03,0xDE, +0x00,0x7F,0x00,0x38,0xE0,0x07,0x70,0x03,0x8F,0x00, +0x77,0x00,0x78,0xF0,0x0F,0x78,0x07,0x8F,0x00,0xE7, +0x80,0x70,0x70,0x0E,0x38,0x07,0x07,0x00,0xE3,0x80, +0xF0,0x78,0x1E,0x3C,0x0F,0x20,0x70,0x38,0x38,0x1C, +0x07,0x07,0x83,0xC3,0xC0,0x78,0x70,0x3C,0x38,0x40, +0x70,0xE0,0x38,0x70,0x07,0x1E,0x03,0xCF,0x00,0x79, +0xC0,0x1C,0xE0,0x80,0x73,0x80,0x39,0xC0,0x07,0x70, +0x03,0xBC,0x00,0x77,0x00,0x1F,0x81,0x00,0x7E,0x00, +0x3F,0x00,0x07,0xC0,0x03,0xE0,0x20,0x07,0x80,0x03, +0xC0,0x00,0x0C,0x38,0x20,0x34,0x78,0x00,0x0F,0x1E, +0x00,0x0F,0x0F,0x80,0x0F,0x03,0xC0,0x0F,0x00,0xF0, +0x07,0x80,0x7C,0x07,0x80,0x1E,0x07,0x80,0x07,0x87, +0x80,0x03,0xE3,0xC0,0x00,0xFB,0xC0,0x00,0x3F,0xC0, +0x20,0x01,0xF8,0x00,0x00,0x78,0x00,0x00,0x7E,0x00, +0x00,0x7F,0x80,0x00,0x3F,0xE0,0x00,0x3C,0xF0,0x00, +0x3C,0x7C,0x00,0x3E,0x1F,0x00,0x1E,0x07,0x80,0x1E, +0x01,0xE0,0x1F,0x00,0xF8,0x1F,0x00,0x3E,0x0F,0x00, +0x0F,0x0F,0x00,0x07,0xCF,0x80,0x01,0xF7,0x80,0x00, +0x78,0x0C,0xB8,0x00,0x34,0xF8,0x00,0x07,0x9F,0x00, +0x03,0xE3,0xC0,0x00,0xF0,0xF8,0x00,0x78,0x1F,0x00, +0x3E,0x03,0xC0,0x0F,0x00,0xF8,0x07,0x80,0x1F,0x03, +0xE0,0x03,0xC0,0xF0,0x00,0xF8,0x78,0x00,0x1F,0x3C, +0x00,0x03,0xCF,0x00,0x00,0x7F,0x80,0x00,0x1F,0xC0, +0x00,0x03,0xF0,0x06,0x80,0x0F,0x00,0x30,0x00,0x78, +0x00,0x0B,0x38,0x20,0x31,0x2F,0xFF,0xFF,0x00,0x00, +0x1E,0x00,0x00,0x78,0x00,0x01,0xF0,0x00,0x07,0xC0, +0x00,0x1F,0x00,0x00,0x3C,0x00,0x00,0xF0,0x00,0x03, +0xE0,0x00,0x0F,0x80,0x00,0x3E,0x00,0x00,0x78,0x00, +0x01,0xE0,0x00,0x07,0xC0,0x00,0x1F,0x00,0x00,0x7C, +0x00,0x00,0xF0,0x00,0x03,0xC0,0x00,0x0F,0x80,0x00, +0x3E,0x00,0x00,0xF8,0x00,0x01,0xE0,0x00,0x07,0x80, +0x00,0x13,0xFF,0xFF,0xF8,0x03,0xC8,0x7C,0x17,0x3F, +0xF7,0x86,0xF0,0xDE,0x1B,0xC2,0x38,0x4F,0xF0,0x05, +0xB8,0x00,0x17,0x1C,0x00,0xC0,0x21,0xC0,0x0C,0x04, +0x9C,0x00,0xC0,0x81,0xC0,0x0C,0x12,0x1C,0x24,0x1C, +0x00,0xC4,0x81,0xC9,0x01,0xC0,0x0C,0x00,0xE0,0x03, +0xC8,0x3C,0x17,0x3F,0xF4,0x3E,0x87,0xD0,0xFA,0x1E, +0x03,0xCF,0xF0,0x08,0x1E,0x26,0xA4,0x01,0xC0,0x01, +0xE0,0x00,0xF8,0x00,0xFC,0x00,0x7F,0x08,0x0E,0x70, +0x0F,0x1C,0x07,0x0E,0x07,0x87,0x83,0x81,0xC1,0xC0, +0xF1,0xE0,0x38,0xE0,0x1E,0xF0,0x07,0x0B,0x85,0xFC, +0xAD,0x1F,0xFF,0xFF,0xC0,0x03,0x8A,0x4B,0x9A,0xF8, +0x78,0x3C,0x1C,0x0E,0x09,0xAA,0x20,0x2C,0x03,0xFC, +0x00,0xFF,0xF0,0x1F,0xFF,0x83,0xC0,0x78,0x38,0x03, +0xC7,0x80,0x3C,0x70,0x03,0xC0,0x00,0x3C,0x00,0x07, +0xC0,0x3F,0xFC,0x1F,0xFF,0xC3,0xFF,0x3C,0x7C,0x03, +0xC7,0x80,0x3D,0x1E,0x00,0x78,0xE0,0x0F,0x8F,0x01, +0xF8,0xFF,0xFB,0x87,0xFF,0x38,0x1F,0xC3,0xC0,0x08, +0xB8,0x60,0x2D,0xBC,0x00,0x07,0x1F,0x01,0xDF,0xF0, +0x7F,0xFE,0x1F,0x83,0xC7,0xC0,0x79,0xE0,0x0E,0x9E, +0x00,0x7C,0xF0,0x01,0xE7,0x80,0x1F,0x1E,0x01,0xE7, +0xC0,0xF1,0xFF,0xF8,0x77,0xFC,0x1C,0x7C,0x00,0x08, +0xAA,0x40,0x28,0x03,0xF0,0x07,0xFF,0x03,0xFF,0xE1, +0xF0,0x7C,0x78,0x0F,0x47,0x80,0x3F,0x38,0x00,0x0E, +0x00,0x3C,0x78,0x03,0xCF,0x01,0xE3,0xE0,0xF8,0x7F, +0xFC,0x0F,0xFE,0x00,0xFE,0x00,0x09,0x38,0x20,0x2D, +0xA0,0x00,0x78,0x0F,0x8F,0x07,0xFD,0xE1,0xFF,0xFC, +0x7C,0x1F,0x8F,0x01,0xF3,0xC0,0x1F,0x0E,0x00,0x7B, +0xC0,0x0F,0xAF,0x00,0x1E,0x1C,0x00,0xF3,0xC0,0x1E, +0x3C,0x07,0xC7,0xC1,0xF8,0x7F,0xFF,0x07,0xFE,0xE0, +0x3F,0x1C,0x09,0xAA,0x20,0x2C,0x01,0xF8,0x00,0x7F, +0xE0,0x1F,0xFF,0x03,0xE0,0x78,0x3C,0x03,0xC7,0x80, +0x1D,0x0E,0x00,0x3C,0xFF,0xFF,0xE3,0xFF,0xFF,0xBC, +0x00,0x04,0x38,0x00,0x08,0x78,0x01,0xE3,0xC0,0x3C, +0x3E,0x07,0xC1,0xFF,0xF8,0x0F,0xFF,0x00,0x1F,0xC0, +0x06,0x38,0x00,0x16,0x03,0xF8,0x0F,0xF0,0xF8,0x48, +0xF0,0x4F,0xFF,0x68,0xF0,0x68,0xF0,0x50,0xF0,0x00, +0x09,0x3A,0x3C,0x2C,0x03,0xF1,0xC1,0xFF,0xB8,0x7F, +0xFF,0x1F,0x07,0xE3,0xC0,0x7C,0xF0,0x07,0x9C,0x00, +0xF3,0x80,0x0F,0x7E,0x00,0x39,0xC0,0x07,0x38,0x01, +0xE7,0x80,0x3C,0x70,0x0F,0x8F,0x83,0xF0,0xFF,0xFE, +0x0F,0xF9,0xC0,0x7E,0x38,0x00,0x0F,0x87,0x00,0x3C, +0xF0,0x0F,0x0F,0x03,0xE1,0xFF,0xF8,0x1F,0xFE,0x00, +0xFE,0x00,0x08,0x38,0x60,0x2D,0xBC,0x00,0x0E,0x3F, +0x07,0x7F,0xE3,0xFF,0xF9,0xF8,0x3D,0x1E,0x01,0xFB, +0xC0,0x0F,0xBC,0x00,0xEE,0x00,0x70,0x01,0xB8,0x60, +0x13,0x5E,0x46,0xFD,0xFB,0xC0,0x04,0x49,0xDC,0x13, +0x40,0xF2,0x01,0xA0,0xFA,0x0F,0xA0,0xF0,0x0F,0x21, +0xE7,0xE7,0xF3,0xE0,0x08,0x38,0x60,0x29,0xBC,0x00, +0x0E,0x01,0xE7,0x01,0xE3,0x81,0xE1,0xC1,0xE0,0xE1, +0xE0,0x71,0xE0,0x39,0xE0,0x1D,0xE0,0x0F,0xF0,0x07, +0xFC,0x03,0xEF,0x01,0xE7,0x80,0xE1,0xE0,0x70,0xF8, +0x38,0x3C,0x23,0x81,0xE1,0xC0,0x79,0x1C,0x03,0xCE, +0x00,0xF0,0x02,0x38,0x40,0x13,0xBF,0xBF,0xBF,0xBE, +0x0D,0xAA,0x60,0x40,0xE3,0xF0,0x3F,0x0E,0xFF,0x8F, +0xF8,0xFF,0xFD,0xFF,0xCF,0x83,0xF8,0x3D,0x1E,0x03, +0xE0,0x3F,0x78,0x03,0x80,0x3E,0xF0,0x07,0x00,0x77, +0x00,0x70,0x07,0x08,0x2A,0x60,0x2C,0xE3,0xF0,0x77, +0xFE,0x3F,0xFF,0x9F,0x83,0xD1,0xE0,0x1E,0xE0,0x0F, +0xDE,0x00,0x7D,0xE0,0x07,0x09,0xAA,0x20,0x2C,0x01, +0xF8,0x00,0xFF,0xE0,0x1F,0xFF,0x03,0xE0,0x78,0x3C, +0x03,0xC7,0x80,0x1D,0x0E,0x00,0x3E,0xFC,0x00,0x3C, +0x38,0x00,0xF3,0xC0,0x0E,0x1E,0x01,0xE1,0xF0,0x3C, +0x0F,0xFF,0x80,0x7F,0xF0,0x01,0xFC,0x00,0x08,0xBA, +0x7C,0x2C,0xE3,0xE0,0x3B,0xFE,0x0F,0xFF,0xC3,0xF0, +0x78,0xF8,0x0F,0x3C,0x01,0xD3,0xC0,0x0F,0x9E,0x00, +0x3C,0xF0,0x03,0xDE,0x00,0xE7,0x80,0x79,0xF0,0x3C, +0x7F,0xFE,0x1D,0xFF,0x07,0x1F,0x03,0x78,0x00,0x0E, +0x00,0x00,0x09,0x3A,0x3C,0x2C,0x03,0xF1,0xC1,0xFF, +0x38,0x7F,0xF7,0x1F,0x07,0xE3,0xC0,0x7C,0xF0,0x07, +0xC3,0x80,0x1F,0x5E,0x00,0x3C,0x38,0x00,0xE7,0x00, +0x3C,0xF0,0x07,0x8F,0x01,0xF1,0xF0,0x7E,0x1F,0xFF, +0xC1,0xFF,0x78,0x0F,0xCF,0xD0,0x00,0x3C,0x00,0x07, +0x80,0x05,0x2A,0x60,0x1A,0xE7,0xDD,0xFB,0xFF,0x7C, +0x11,0xE0,0x6F,0x01,0xBC,0x03,0x80,0x08,0xAA,0x20, +0x28,0x07,0xF0,0x07,0xFF,0x03,0xFF,0xE1,0xE0,0x7C, +0x70,0x0F,0x1C,0x01,0xC7,0x00,0x01,0xF0,0x00,0x3F, +0x80,0x0F,0xFE,0x00,0xFF,0xE0,0x07,0xFC,0x00,0x1F, +0x80,0x01,0xF1,0xE0,0x0F,0x3C,0x03,0xCF,0x81,0xE1, +0xFF,0xF8,0x3F,0xF8,0x03,0xF8,0x00,0x04,0xB8,0x20, +0x16,0x04,0x07,0x16,0x78,0x9F,0xFE,0x9E,0x34,0xF0, +0x3C,0x0F,0xE1,0xF8,0x3E,0x08,0xAA,0x40,0x2D,0xBE, +0x00,0xFD,0xF0,0x07,0xC3,0x80,0x3C,0xF0,0x1F,0x3E, +0x0F,0xC7,0xFF,0x70,0xFF,0x9C,0x1F,0x87,0x09,0x2A, +0x20,0x28,0xE0,0x03,0xDE,0x00,0x7B,0xC0,0x0E,0x38, +0x03,0xC7,0x80,0x70,0x70,0x0E,0x0E,0x03,0xC1,0xE0, +0x70,0x1C,0x0E,0x03,0x83,0xC0,0x78,0x70,0x07,0x0E, +0x00,0xE3,0x80,0x1E,0x70,0x01,0xDE,0x00,0x3B,0x81, +0x00,0x7E,0x00,0x0F,0x80,0x80,0x1E,0x00,0x0E,0x2A, +0x00,0x38,0xF0,0x0F,0x00,0xF8,0x70,0x0F,0x00,0xE3, +0xC0,0xFC,0x07,0x1E,0x07,0xE0,0x7A,0x0E,0x07,0xE0, +0x70,0x78,0x73,0x87,0x92,0x38,0x73,0x87,0x00,0xE7, +0x1E,0x70,0x80,0xE7,0x0E,0x70,0x07,0x38,0x77,0x04, +0x83,0xF0,0x3F,0x00,0x0F,0x81,0xF0,0x20,0x0F,0x00, +0xF0,0x00,0x09,0x2A,0x20,0x28,0xF0,0x07,0x8F,0x00, +0xF0,0xF0,0x3C,0x1E,0x0F,0x01,0xE3,0xE0,0x1E,0x78, +0x03,0xDE,0x00,0x3F,0x80,0x03,0xF0,0x20,0x0F,0x80, +0x01,0xF8,0x00,0x7F,0x00,0x1E,0xF0,0x03,0xCF,0x00, +0xF1,0xE0,0x3C,0x1E,0x07,0x81,0xE1,0xE0,0x3E,0x78, +0x03,0xCF,0x00,0x3C,0x09,0x3A,0x3C,0x28,0xF0,0x01, +0xDE,0x00,0x79,0xC0,0x0E,0x87,0x80,0x78,0x70,0x0E, +0x0F,0x03,0xC1,0xE0,0x70,0x1C,0x0E,0x03,0xC3,0xC0, +0x78,0x70,0x07,0x0E,0x00,0xF3,0xC2,0x01,0xCE,0x00, +0x3F,0x81,0x00,0x7E,0x00,0x0F,0x80,0x80,0x1E,0x02, +0x00,0x70,0x08,0x03,0x80,0x01,0xF0,0x01,0xFC,0x00, +0x3F,0x00,0x07,0xC0,0x00,0x09,0x2A,0x20,0x29,0x2F, +0xFF,0xF0,0x00,0x3C,0x00,0x0F,0x00,0x03,0xC0,0x00, +0xF8,0x00,0x1E,0x00,0x07,0x80,0x01,0xE0,0x00,0x78, +0x00,0x1F,0x00,0x03,0xC0,0x00,0xF0,0x00,0x3C,0x00, +0x0F,0x00,0x03,0xE0,0x00,0x78,0x00,0x27,0xFF,0xFF, +0x05,0xC8,0x3C,0x1A,0x01,0xF0,0x0F,0xC1,0xE3,0x43, +0x84,0x87,0x00,0xF0,0x1E,0x07,0xC0,0x70,0x07,0xC0, +0x1E,0x00,0xE0,0xD0,0xE1,0x41,0xC0,0x1E,0x00,0xFC, +0x07,0xC0,0x3C,0x01,0xC8,0x9C,0x15,0xBF,0x7E,0xFD, +0xFB,0xDC,0x05,0xC8,0x3C,0x1A,0xF0,0x11,0xF8,0x03, +0xC3,0x43,0x84,0x87,0x00,0x78,0x03,0xC0,0x1F,0x00, +0x70,0x1F,0x03,0xC0,0x38,0xD0,0xE1,0x21,0xC2,0x07, +0x83,0xF0,0x3E,0x03,0xC0,0x00,0x09,0x8E,0x45,0x2E, +0x3F,0x00,0x0F,0xFC,0x02,0xFF,0xF0,0xEF,0xFF,0xFE, +0xC1,0xFF,0xE8,0x07,0xFC,0x00,0x1F,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x16,0x02,0xB8,0x9C,0x1B,0x4F,0x90, +0x6B,0xAD,0xC7,0xEF,0xDF,0x09,0x48,0x5C,0x2D,0x00, +0x00,0xC0,0x00,0x38,0x80,0x00,0xC0,0x00,0x38,0x00, +0x06,0x00,0x1F,0xC0,0x0F,0xFC,0x03,0xFF,0xE0,0xF0, +0xFC,0x3C,0x1B,0xC7,0x87,0x78,0xE0,0xC7,0x3C,0x18, +0x07,0x87,0x01,0x3E,0x18,0x03,0xC7,0x00,0x78,0xC1, +0xE7,0x18,0x38,0xF7,0x07,0x1E,0xC1,0xE1,0xF8,0x78, +0x1F,0xFE,0x01,0xFF,0x80,0x1F,0xC0,0x03,0x00,0x00, +0xE0,0x02,0x43,0x00,0x00,0xE0,0x01,0x03,0x00,0x00, +0x0A,0x38,0x20,0x2C,0x01,0xFC,0x00,0x3F,0xF8,0x03, +0xFF,0xE0,0x3E,0x0F,0x03,0xC0,0x3C,0x1E,0x00,0xE0, +0xF0,0x07,0x87,0x00,0x3D,0x47,0x80,0x00,0x1C,0x00, +0x09,0xFF,0xF8,0x00,0x70,0x00,0x03,0xC0,0x02,0x03, +0x80,0x00,0x3C,0x00,0x01,0xC0,0x00,0x1E,0x00,0x00, +0xE0,0x00,0x1F,0xFE,0x1C,0xFF,0xFF,0xE7,0xFF,0xFF, +0x90,0x07,0xF0,0x09,0x24,0x42,0xAC,0x40,0x01,0x1C, +0x7E,0x7B,0xFF,0xFF,0x3F,0xFF,0xC3,0xE1,0xF0,0x70, +0x1E,0x1E,0x01,0xC3,0x80,0x3D,0x0E,0x00,0x71,0xC0, +0x1E,0x38,0x03,0x87,0x80,0xF0,0x7C,0x3E,0x1F,0xFF, +0xE7,0xFF,0xFE,0xE3,0xF3,0xC8,0x00,0x20,0x0A,0xB8, +0x00,0x2C,0xF0,0x00,0x79,0xE0,0x01,0xE7,0x80,0x0F, +0x0F,0x00,0x3C,0x3C,0x01,0xE0,0x78,0x07,0x80,0xE0, +0x3C,0x03,0xC0,0xE0,0x07,0x07,0x80,0x1E,0x1C,0x00, +0x38,0xF0,0x00,0xF7,0x80,0x01,0xDE,0x00,0x07,0xF0, +0x12,0xFF,0xFF,0xE8,0x00,0x78,0x04,0xBF,0xFF,0xFB, +0x00,0x1E,0x00,0x01,0xC8,0x9C,0x15,0xBF,0x7B,0xE0, +0xDF,0xBD,0xC0,0x09,0x48,0x5C,0x2C,0x07,0xF0,0x01, +0xFF,0x80,0x7F,0xF8,0x1E,0x0F,0x03,0x80,0xF0,0xF0, +0x1E,0x1E,0x01,0xC1,0xC0,0x00,0x3C,0x00,0x03,0xE0, +0x00,0x3E,0x00,0x1F,0xF0,0x07,0xBF,0x81,0xC1,0xF8, +0x38,0x1F,0x87,0x00,0xF8,0xE0,0x0F,0x9C,0x00,0x7B, +0xC0,0x0F,0x3E,0x00,0xE3,0xE0,0x1C,0x3F,0x07,0x03, +0xF9,0xE0,0x1F,0xF8,0x01,0xFC,0x00,0x0F,0xC0,0x00, +0xF8,0x00,0x07,0x80,0x00,0x70,0xE0,0x0F,0x1E,0x01, +0xE3,0xC0,0x38,0x3C,0x0F,0x07,0xFF,0xC0,0x3F,0xF0, +0x03,0xF8,0x00,0x05,0x88,0x2C,0x1B,0x5E,0x3C,0x0E, +0xB8,0x00,0x3A,0x00,0x1F,0xC0,0x00,0x03,0xFF,0xE0, +0x00,0x3F,0x9F,0xE0,0x01,0xE0,0x07,0xC0,0x0F,0x00, +0x07,0x80,0x70,0x00,0x07,0x03,0x80,0xF8,0x0E,0x0C, +0x0F,0xF8,0x38,0x70,0x78,0xF0,0x71,0x83,0x80,0xE1, +0xCE,0x1C,0x01,0x83,0x47,0x0E,0x00,0x01,0xE3,0x07, +0x00,0x00,0xEE,0x1C,0x00,0x03,0xB8,0x70,0x06,0x0E, +0x61,0xC0,0x38,0x31,0x83,0x80,0xE1,0xC7,0x07,0x8F, +0x07,0x0C,0x0F,0xF8,0x38,0x38,0x1F,0x80,0xE0,0x70, +0x00,0x07,0x00,0xF0,0x00,0x78,0x01,0xE0,0x03,0xC0, +0x03,0xF9,0xFE,0x00,0x03,0xFF,0xE0,0x00,0x01,0xFC, +0x00,0x00,0x06,0x1C,0x27,0x1C,0x1F,0x81,0xFF,0x1E, +0x3C,0xE0,0xE6,0x07,0x00,0xF8,0xFF,0xCF,0xEE,0xF0, +0x77,0x03,0xB8,0x3D,0xE3,0xE7,0xFF,0x1F,0x18,0x08, +0x22,0x60,0xAC,0x07,0x07,0x03,0x87,0x03,0x87,0x03, +0x83,0x83,0xC3,0x81,0xC3,0xC1,0xE3,0xC1,0xE1,0xC0, +0xE1,0xE0,0x78,0x70,0x1E,0x3C,0x07,0x0F,0x03,0xC3, +0x80,0xE0,0xE0,0x38,0x70,0x0E,0x1C,0x07,0x07,0x09, +0x98,0x44,0x2F,0x3F,0xFF,0xFF,0x40,0x00,0x7C,0x00, +0x00,0xF0,0x05,0x86,0x24,0x9B,0x3F,0xFC,0x0E,0xB8, +0x00,0x3A,0x00,0x1F,0xC0,0x00,0x03,0xFF,0xE0,0x00, +0x3F,0x9F,0xE0,0x01,0xE0,0x07,0xC0,0x0F,0x00,0x07, +0x80,0x70,0x00,0x07,0x03,0x80,0x00,0x0E,0x0C,0x3F, +0xF0,0x38,0x70,0xFF,0xE0,0x71,0x83,0x83,0xC1,0xCE, +0x0E,0x07,0x03,0x47,0x07,0x03,0x81,0xD8,0x1F,0xFC, +0x07,0x60,0x7F,0xC0,0x1D,0xC1,0xC7,0x00,0x77,0x07, +0x0E,0x01,0xCC,0x1C,0x18,0x06,0x30,0x70,0x70,0x38, +0xE1,0xC0,0xE0,0xE1,0x87,0x03,0x87,0x07,0x1C,0x07, +0x1C,0x0E,0x00,0x00,0xE0,0x1E,0x00,0x0F,0x00,0x3C, +0x00,0x78,0x00,0x7F,0x3F,0xC0,0x00,0x7F,0xFC,0x00, +0x00,0x3F,0x80,0x00,0x0B,0x85,0xEF,0x2D,0x1F,0xFF, +0xFF,0xC0,0x05,0x96,0x48,0xA0,0x1F,0x03,0xF8,0x71, +0xC6,0x0F,0x1C,0x0C,0xC0,0xCC,0x1C,0xE3,0x87,0xF0, +0x3E,0x00,0x09,0xB0,0x20,0x2B,0xA0,0x1C,0x00,0x01, +0xC0,0x27,0xFF,0xFF,0xE8,0x07,0x00,0x00,0x70,0x08, +0x00,0x00,0x13,0xFF,0xFF,0xC0,0x05,0x9C,0x27,0x1A, +0x1F,0x87,0xFC,0xF1,0xEE,0x0F,0x00,0x1C,0x03,0x80, +0xF0,0x1E,0x03,0xC0,0x70,0x0E,0x02,0x3F,0xF8,0x05, +0x9C,0x27,0x1A,0x3F,0x87,0xFC,0xF1,0xEE,0x0E,0x01, +0xC0,0x78,0x0F,0xC0,0x1F,0x00,0x1D,0xC1,0xDE,0x3C, +0xFF,0x87,0xF0,0x03,0x8A,0x8B,0x9A,0x3E,0x3C,0x78, +0x70,0xE0,0x08,0x3A,0x7C,0x2D,0xBC,0x00,0xF7,0xC0, +0x0F,0x3E,0x00,0xEF,0x00,0xF7,0xC0,0xFB,0xF8,0xFD, +0xDF,0xFE,0xEF,0xF7,0x71,0xF3,0xEF,0x00,0x03,0x80, +0x00,0x0A,0xC8,0x1C,0x2A,0x07,0xFF,0xF8,0x7F,0xFF, +0xE3,0xFF,0xFF,0xC3,0xFF,0x0E,0x33,0xFF,0x87,0x10, +0xFF,0xC3,0x81,0xFF,0x0E,0x03,0xFC,0x38,0x03,0xF0, +0xE3,0x40,0x38,0x71,0xA0,0x1C,0x38,0xC0,0x0E,0x1C, +0x00,0x01,0x88,0xA6,0x1B,0x5C,0x04,0x10,0x5C,0x1A, +0x1C,0x0C,0x0F,0x81,0xE0,0x70,0xFB,0xF9,0xF8,0x03, +0x9C,0x47,0x1A,0x06,0x0E,0x3E,0xFE,0xEE,0xCF,0xA1, +0xC1,0xC0,0x06,0x1C,0x27,0x1C,0x0F,0x81,0xFE,0x1F, +0xF8,0xE1,0xF1,0xC0,0xF1,0xC0,0x71,0xC0,0xEF,0x0F, +0x3F,0xF0,0xFF,0x03,0xF0,0x08,0x22,0x60,0xAC,0xE1, +0xC0,0x38,0x70,0x1C,0x1C,0x07,0x0E,0x03,0xC3,0x80, +0xE1,0xE0,0x78,0x78,0x1E,0x3C,0x07,0x8F,0x07,0x8F, +0x07,0x87,0x83,0x87,0x83,0xC3,0x81,0xC3,0x81,0xC1, +0xC0,0xE1,0xC0,0xE1,0xC0,0x0F,0x38,0x40,0x42,0x06, +0x00,0x01,0xC0,0x1C,0x00,0x03,0x80,0xF8,0x00,0x0E, +0x07,0xF0,0x00,0x38,0x0E,0xE0,0x00,0xE0,0x19,0xC0, +0x01,0xC0,0x03,0x80,0x07,0x00,0x07,0x00,0x1C,0x01, +0x01,0xC0,0x0E,0x00,0x03,0x80,0x38,0x00,0x07,0x00, +0xE0,0x01,0x01,0xC0,0x70,0x00,0x00,0x01,0xC0,0x1C, +0x00,0x07,0x00,0x79,0x00,0x03,0x80,0x3E,0x00,0x0E, +0x00,0xFC,0x00,0x38,0x03,0xB8,0x00,0xE0,0x0E,0x70, +0x01,0xC0,0x38,0xE0,0x07,0x00,0xE1,0xC0,0x1C,0x01, +0xFF,0xE0,0x70,0x03,0xFF,0xC0,0xE0,0x00,0x0E,0x03, +0x80,0x00,0x1C,0x0E,0x00,0x00,0x38,0x0F,0x38,0x40, +0x42,0x06,0x00,0x01,0xC0,0x1C,0x00,0x07,0x00,0xF8, +0x00,0x1C,0x07,0xF0,0x00,0x38,0x0E,0xE0,0x00,0xE0, +0x19,0xC0,0x03,0x80,0x40,0x70,0x01,0xC0,0x00,0xE0, +0x07,0x00,0x01,0xC0,0x1C,0x00,0x40,0x70,0x0E,0x00, +0x00,0xE0,0x38,0x00,0x01,0xC0,0xE0,0x00,0x00,0x03, +0x81,0xF8,0x00,0x07,0x07,0xFC,0x00,0x1C,0x1E,0x7C, +0x00,0x70,0x70,0x38,0x01,0xC0,0x00,0x70,0x03,0x80, +0x01,0xC0,0x0E,0x00,0x07,0x80,0x38,0x00,0x1E,0x00, +0xE0,0x00,0x78,0x01,0xC0,0x03,0xC0,0x07,0x00,0x0F, +0x00,0x1C,0x00,0x3C,0x04,0x0E,0x00,0x1F,0xFE,0x0F, +0xB8,0x20,0x42,0x3F,0x00,0x00,0xE0,0x7F,0xC0,0x00, +0xE0,0xF1,0xC0,0x01,0xC0,0xE0,0xE0,0x03,0x80,0x01, +0xE0,0x07,0x00,0x01,0xC0,0x07,0x00,0x07,0x80,0x0E, +0x00,0x0F,0xC0,0x1C,0x01,0x00,0x1C,0x07,0x00,0x1C, +0x1C,0x0E,0x00,0x1E,0x3C,0x1C,0x00,0x0F,0xF8,0x38, +0x00,0x07,0xF0,0x38,0x00,0x00,0x00,0x70,0x07,0x00, +0x00,0xE0,0x0F,0x20,0x00,0x38,0x03,0xE0,0x00,0x70, +0x07,0xE0,0x00,0xE0,0x0E,0xE0,0x01,0xC0,0x1C,0xE0, +0x01,0xC0,0x38,0xE0,0x03,0x80,0x70,0xE0,0x07,0x00, +0x7F,0xF8,0x0E,0x00,0x7F,0xF8,0x0E,0x00,0x00,0xE0, +0x1C,0x00,0x00,0xE0,0x38,0x00,0x00,0xE0,0x09,0x38, +0x7C,0x31,0x40,0x3C,0x04,0x80,0x00,0x12,0x03,0xC0, +0x00,0x70,0x00,0x1E,0x00,0x07,0xC0,0x01,0xF0,0x00, +0x7C,0x00,0x1F,0x00,0x07,0xC0,0x00,0xF0,0x00,0x3C, +0x00,0x07,0x80,0x19,0x1E,0x00,0x7B,0xC0,0x1E,0x3C, +0x03,0xC7,0xC0,0xF0,0x7F,0xFE,0x07,0xFF,0x00,0x3F, +0x80,0x0D,0x46,0x00,0x34,0x00,0x78,0x00,0x00,0x07, +0x80,0x00,0x00,0x70,0x00,0x80,0x00,0xE0,0x02,0x00, +0x00,0x00,0x08,0x00,0x3E,0x00,0x00,0x07,0xE0,0x04, +0x00,0x3B,0x80,0x00,0x07,0x78,0x00,0x01,0xE7,0x00, +0x00,0x38,0xF0,0x00,0x0F,0x0E,0x00,0x01,0xE1,0xE0, +0x00,0x38,0x3C,0x00,0x0F,0x03,0x80,0x01,0xC0,0x78, +0x00,0x78,0x0F,0x00,0x0F,0x00,0xF0,0x01,0xC0,0x1E, +0x00,0x7F,0xFF,0xC1,0x01,0xFF,0xFF,0x80,0x78,0x00, +0x78,0x0E,0x00,0x0F,0x03,0xC0,0x00,0xE0,0x78,0x00, +0x1E,0x0E,0x00,0x03,0xC8,0x78,0x00,0x07,0x9E,0x00, +0x00,0xF3,0xC0,0x00,0x0F,0x0D,0x46,0x00,0x34,0x00, +0x07,0x80,0x00,0x01,0xE0,0x00,0x00,0x38,0x00,0x80, +0x01,0xC0,0x02,0x00,0x00,0x00,0x08,0x00,0x3E,0x00, +0x00,0x07,0xE0,0x04,0x00,0x3B,0x80,0x00,0x07,0x78, +0x00,0x01,0xE7,0x00,0x00,0x38,0xF0,0x00,0x0F,0x0E, +0x00,0x01,0xE1,0xE0,0x00,0x38,0x3C,0x00,0x0F,0x03, +0x80,0x01,0xC0,0x78,0x00,0x78,0x0F,0x00,0x0F,0x00, +0xF0,0x01,0xC0,0x1E,0x00,0x7F,0xFF,0xC1,0x01,0xFF, +0xFF,0x80,0x78,0x00,0x78,0x0E,0x00,0x0F,0x03,0xC0, +0x00,0xE0,0x78,0x00,0x1E,0x0E,0x00,0x03,0xC8,0x78, +0x00,0x07,0x9E,0x00,0x00,0xF3,0xC0,0x00,0x0F,0x0D, +0x46,0x00,0x34,0x00,0x3E,0x00,0x00,0x0F,0xE0,0x00, +0x01,0xDC,0x00,0x00,0x79,0xC0,0x00,0x1E,0x3C,0x02, +0x00,0x00,0x00,0x08,0x00,0x3E,0x00,0x00,0x07,0xE0, +0x04,0x00,0x3B,0x80,0x00,0x07,0x78,0x00,0x01,0xE7, +0x00,0x00,0x38,0xF0,0x00,0x0F,0x0E,0x00,0x01,0xE1, +0xE0,0x00,0x38,0x3C,0x00,0x0F,0x03,0x80,0x01,0xC0, +0x78,0x00,0x78,0x0F,0x00,0x0F,0x00,0xF0,0x01,0xC0, +0x1E,0x00,0x7F,0xFF,0xC1,0x01,0xFF,0xFF,0x80,0x78, +0x00,0x78,0x0E,0x00,0x0F,0x03,0xC0,0x00,0xE0,0x78, +0x00,0x1E,0x0E,0x00,0x03,0xC8,0x78,0x00,0x07,0x9E, +0x00,0x00,0xF3,0xC0,0x00,0x0F,0x0D,0x44,0x00,0x34, +0x00,0x70,0x60,0x00,0x3F,0xDC,0x00,0x07,0x7F,0x80, +0x00,0xC3,0xE0,0x10,0x00,0x00,0x00,0x40,0x01,0xF0, +0x00,0x00,0x3F,0x00,0x20,0x01,0xDC,0x00,0x00,0x3B, +0xC0,0x00,0x0F,0x38,0x00,0x01,0xC7,0x80,0x00,0x78, +0x70,0x00,0x0F,0x0F,0x00,0x01,0xC1,0xE0,0x00,0x78, +0x1C,0x00,0x0E,0x03,0xC0,0x03,0xC0,0x78,0x00,0x78, +0x07,0x80,0x0E,0x00,0xF0,0x03,0xFF,0xFE,0x08,0x0F, +0xFF,0xFC,0x03,0xC0,0x03,0xC0,0x70,0x00,0x78,0x1E, +0x00,0x07,0x03,0xC0,0x00,0xF0,0x70,0x00,0x1E,0x43, +0xC0,0x00,0x3C,0xF0,0x00,0x07,0x9E,0x00,0x00,0x78, +0x0D,0x44,0x00,0x35,0x40,0x3C,0x78,0x04,0x00,0x00, +0x00,0x10,0x00,0x7C,0x00,0x00,0x0F,0xC0,0x08,0x00, +0x77,0x00,0x00,0x0E,0xF0,0x00,0x03,0xCE,0x00,0x00, +0x71,0xE0,0x00,0x1E,0x1C,0x00,0x03,0xC3,0xC0,0x00, +0x70,0x78,0x00,0x1E,0x07,0x00,0x03,0x80,0xF0,0x00, +0xF0,0x1E,0x00,0x1E,0x01,0xE0,0x03,0x80,0x3C,0x00, +0xFF,0xFF,0x82,0x03,0xFF,0xFF,0x00,0xF0,0x00,0xF0, +0x1C,0x00,0x1E,0x07,0x80,0x01,0xC0,0xF0,0x00,0x3C, +0x1C,0x00,0x07,0x90,0xF0,0x00,0x0F,0x3C,0x00,0x01, +0xE7,0x80,0x00,0x1E,0x0D,0x44,0x00,0x34,0x00,0x08, +0x00,0x00,0x07,0xC0,0x00,0x01,0x8C,0x00,0x80,0x06, +0x10,0x00,0x00,0x46,0x00,0x40,0x01,0xF0,0x00,0x00, +0x3F,0x00,0x20,0x01,0xDC,0x00,0x00,0x3B,0xC0,0x00, +0x0F,0x38,0x00,0x01,0xC7,0x80,0x00,0x78,0x70,0x00, +0x0F,0x0F,0x00,0x01,0xC1,0xE0,0x00,0x78,0x1C,0x00, +0x0E,0x03,0xC0,0x03,0xC0,0x78,0x00,0x78,0x07,0x80, +0x0E,0x00,0xF0,0x03,0xFF,0xFE,0x08,0x0F,0xFF,0xFC, +0x03,0xC0,0x03,0xC0,0x70,0x00,0x78,0x1E,0x00,0x07, +0x03,0xC0,0x00,0xF0,0x70,0x00,0x1E,0x43,0xC0,0x00, +0x3C,0xF0,0x00,0x07,0x9E,0x00,0x00,0x78,0x12,0xB8, +0x00,0x4F,0x00,0x00,0xFF,0xFF,0xFE,0x00,0x07,0xFF, +0xFF,0xF8,0x00,0x1E,0x38,0x00,0x08,0x00,0x1E,0x1C, +0x00,0x04,0x00,0x1E,0x0E,0x00,0x02,0x00,0x1E,0x07, +0x00,0x01,0x00,0x1E,0x03,0x80,0x00,0x00,0xF8,0x0F, +0xFF,0xF0,0x03,0xC0,0x3F,0xFF,0xC0,0x1F,0x00,0xFF, +0xFF,0x20,0x0F,0x00,0x70,0x00,0x10,0x0F,0xFF,0xF8, +0x00,0x00,0x7F,0xFF,0xE0,0x00,0x01,0xE0,0x03,0x80, +0x00,0x81,0xE0,0x01,0xC0,0x00,0x41,0xE0,0x00,0xE0, +0x00,0x21,0xE0,0x00,0x7F,0xFF,0xEF,0x00,0x01,0xFF, +0xFF,0x80,0x0C,0x48,0x5C,0x38,0x00,0x7F,0x80,0x00, +0xFF,0xF0,0x01,0xFF,0xFE,0x01,0xFC,0x3F,0x81,0xF0, +0x07,0xC1,0xF0,0x00,0xF0,0xF0,0x00,0x7C,0xF0,0x00, +0x1E,0x78,0x00,0x0E,0xDF,0x00,0x00,0x08,0xF0,0x00, +0x00,0x38,0x00,0x03,0x43,0xC0,0x00,0x78,0xF0,0x00, +0x7C,0x7C,0x00,0x3C,0x1F,0x00,0x7E,0x07,0xF1,0xFE, +0x01,0xFF,0xFE,0x00,0x7F,0xFC,0x00,0x07,0xF8,0x00, +0x00,0xC0,0x00,0x00,0xE0,0x00,0x00,0x7C,0x00,0x00, +0x0F,0x00,0x00,0x03,0x80,0x00,0x07,0xC0,0x00,0x1F, +0xC0,0x00,0x0F,0xC0,0x00,0x0A,0xC6,0x60,0x34,0x03, +0xE0,0x00,0x07,0x80,0x00,0x0F,0x00,0x00,0x1C,0x00, +0x00,0x38,0x04,0x00,0x00,0x02,0x7F,0xFF,0xFD,0xBE, +0x00,0x00,0x8F,0x00,0x00,0x4F,0xFF,0xFF,0x37,0xC0, +0x00,0x13,0xE0,0x00,0x09,0xFF,0xFF,0xF8,0x0A,0xC6, +0x60,0x34,0x00,0x3C,0x04,0x00,0x3C,0x00,0x01,0xE0, +0x00,0x07,0x00,0x20,0x00,0x00,0x13,0xFF,0xFF,0xED, +0xF0,0x00,0x04,0x78,0x00,0x02,0x7F,0xFF,0xF9,0xBE, +0x00,0x00,0x9F,0x00,0x00,0x4F,0xFF,0xFF,0xC0,0x0A, +0xC6,0x60,0x34,0x00,0xF8,0x00,0x07,0xE0,0x00,0x3D, +0xC0,0x00,0xE7,0x80,0x07,0x8F,0x04,0x00,0x00,0x02, +0x7F,0xFF,0xFD,0xBE,0x00,0x00,0x8F,0x00,0x00,0x4F, +0xFF,0xFF,0x37,0xC0,0x00,0x13,0xE0,0x00,0x09,0xFF, +0xFF,0xF8,0x0A,0xC4,0x60,0x35,0x40,0xF1,0xE0,0x80, +0x00,0x00,0x4F,0xFF,0xFF,0xB7,0xC0,0x00,0x11,0xE0, +0x00,0x09,0xFF,0xFF,0xE6,0xF8,0x00,0x02,0x7C,0x00, +0x01,0x3F,0xFF,0xFF,0x03,0xC6,0x20,0x16,0xF8,0x78, +0x3C,0x1C,0x0F,0x00,0x34,0x76,0x8E,0xD1,0xDA,0x38, +0x03,0x46,0x60,0x16,0x3E,0x1E,0x78,0xE2,0x00,0xD7, +0x35,0xCD,0x73,0x5C,0x05,0xC6,0x00,0x16,0x1F,0x03, +0xF0,0x7B,0x87,0x1C,0xF1,0xF0,0x00,0x34,0x38,0x68, +0x70,0xD0,0xE1,0xA1,0xC0,0x05,0xC4,0x00,0x17,0x5E, +0x3E,0x00,0x06,0x87,0x0D,0x0E,0x1A,0x1C,0x34,0x38, +0x00,0x0D,0x38,0x00,0x38,0x1F,0xFF,0xC0,0x03,0xFF, +0xFE,0x00,0x7F,0xFF,0xF0,0x0F,0x00,0xFF,0x01,0xE0, +0x01,0xF0,0x3C,0x00,0x1E,0x40,0xF0,0x00,0x3C,0x1E, +0x00,0x03,0xA8,0x78,0x00,0x0F,0x9F,0xFF,0xC0,0x3E, +0x47,0x80,0x00,0xF8,0x1E,0x00,0x07,0x83,0xC0,0x01, +0xF0,0x78,0x00,0x3C,0x0F,0x00,0x0F,0x81,0xE0,0x0F, +0xE0,0x3F,0xFF,0xF8,0x07,0xFF,0xFC,0x00,0xFF,0xFE, +0x00,0x0B,0x44,0x60,0x38,0x01,0xE1,0xC0,0x07,0xFF, +0x80,0x1E,0xFE,0x00,0x38,0x78,0x10,0x00,0x00,0x03, +0xC0,0x00,0xF8,0xF8,0x00,0x3D,0xF8,0x00,0x7C,0x7F, +0x00,0x1E,0xFF,0x00,0x3E,0x3D,0xE0,0x0F,0x79,0xE0, +0x1F,0x1E,0x3C,0x07,0xBC,0x3C,0x0F,0x8F,0x07,0x83, +0xDE,0x07,0x87,0xC7,0x80,0xF1,0xEF,0x00,0xF3,0xE3, +0xC0,0x1E,0xF7,0x80,0x1F,0xF1,0xE0,0x03,0xFB,0xC0, +0x03,0xF8,0xF0,0x00,0x7D,0xE0,0x00,0x78,0x0D,0xC6, +0x40,0x3C,0x00,0x78,0x00,0x10,0x00,0x78,0x00,0x00, +0x03,0xC0,0x00,0x00,0x1C,0x00,0x20,0x00,0x00,0x00, +0x00,0x1F,0xE0,0x00,0x07,0xFF,0xC0,0x01,0xFF,0xFE, +0x00,0x3F,0x87,0xF8,0x07,0xC0,0x0F,0x80,0xF8,0x00, +0x7C,0x0F,0x00,0x03,0xE1,0xE0,0x00,0x1E,0x1E,0x00, +0x00,0xF4,0x78,0x00,0x01,0xE8,0xF0,0x00,0x01,0xD3, +0xE0,0x00,0x03,0xDE,0x00,0x00,0x3A,0x3C,0x00,0x00, +0xF1,0xE0,0x00,0x0F,0x1E,0x00,0x01,0xE0,0xF0,0x00, +0x3E,0x0F,0x80,0x07,0xC0,0x7C,0x00,0xFC,0x03,0xF8, +0x3F,0x80,0x1F,0xFF,0xE0,0x00,0x7F,0xFC,0x00,0x01, +0xFE,0x00,0x00,0x0D,0xC6,0x40,0x3C,0x00,0x07,0xC0, +0x00,0x00,0x78,0x00,0x00,0x0F,0x00,0x00,0x00,0xE0, +0x00,0x00,0x1C,0x00,0x10,0x00,0x00,0x00,0x00,0x0F, +0xF0,0x00,0x03,0xFF,0xE0,0x00,0xFF,0xFF,0x00,0x1F, +0xC3,0xFC,0x03,0xE0,0x07,0xC0,0x7C,0x00,0x3E,0x07, +0x80,0x01,0xF0,0xF0,0x00,0x0F,0x0F,0x00,0x00,0x7A, +0x3C,0x00,0x00,0xF4,0x78,0x00,0x00,0xE9,0xF0,0x00, +0x01,0xEF,0x00,0x00,0x1D,0x1E,0x00,0x00,0x78,0xF0, +0x00,0x07,0x8F,0x00,0x00,0xF0,0x78,0x00,0x1F,0x07, +0xC0,0x03,0xE0,0x3E,0x00,0x7E,0x01,0xFC,0x1F,0xC0, +0x0F,0xFF,0xF0,0x00,0x3F,0xFE,0x00,0x00,0xFF,0x00, +0x00,0x0D,0xC6,0x40,0x3C,0x00,0x1E,0x00,0x00,0x03, +0xF0,0x00,0x00,0x7B,0x80,0x00,0x0F,0x3C,0x00,0x00, +0xE1,0xE0,0x10,0x00,0x00,0x00,0x00,0x0F,0xF0,0x00, +0x03,0xFF,0xE0,0x00,0xFF,0xFF,0x00,0x1F,0xC3,0xFC, +0x03,0xE0,0x07,0xC0,0x7C,0x00,0x3E,0x07,0x80,0x01, +0xF0,0xF0,0x00,0x0F,0x0F,0x00,0x00,0x7A,0x3C,0x00, +0x00,0xF4,0x78,0x00,0x00,0xE9,0xF0,0x00,0x01,0xEF, +0x00,0x00,0x1D,0x1E,0x00,0x00,0x78,0xF0,0x00,0x07, +0x8F,0x00,0x00,0xF0,0x78,0x00,0x1F,0x07,0xC0,0x03, +0xE0,0x3E,0x00,0x7E,0x01,0xFC,0x1F,0xC0,0x0F,0xFF, +0xF0,0x00,0x3F,0xFE,0x00,0x00,0xFF,0x00,0x00,0x0D, +0xC4,0x40,0x3C,0x00,0x78,0x70,0x00,0x0F,0xEE,0x00, +0x01,0xFF,0xE0,0x00,0x18,0x3C,0x01,0x00,0x00,0x00, +0x00,0x00,0xFF,0x00,0x00,0x3F,0xFE,0x00,0x0F,0xFF, +0xF0,0x01,0xFC,0x3F,0xC0,0x3E,0x00,0x7C,0x07,0xC0, +0x03,0xE0,0x78,0x00,0x1F,0x0F,0x00,0x00,0xF0,0xF0, +0x00,0x07,0xA3,0xC0,0x00,0x0F,0x47,0x80,0x00,0x0E, +0x9F,0x00,0x00,0x1E,0xF0,0x00,0x01,0xD1,0xE0,0x00, +0x07,0x8F,0x00,0x00,0x78,0xF0,0x00,0x0F,0x07,0x80, +0x01,0xF0,0x7C,0x00,0x3E,0x03,0xE0,0x07,0xE0,0x1F, +0xC1,0xFC,0x00,0xFF,0xFF,0x00,0x03,0xFF,0xE0,0x00, +0x0F,0xF0,0x00,0x0D,0xC4,0x40,0x3D,0x40,0x1C,0x3C, +0x02,0x00,0x00,0x00,0x00,0x01,0xFE,0x00,0x00,0x7F, +0xFC,0x00,0x1F,0xFF,0xE0,0x03,0xF8,0x7F,0x80,0x7C, +0x00,0xF8,0x0F,0x80,0x07,0xC0,0xF0,0x00,0x3E,0x1E, +0x00,0x01,0xE1,0xE0,0x00,0x0F,0x47,0x80,0x00,0x1E, +0x8F,0x00,0x00,0x1D,0x3E,0x00,0x00,0x3D,0xE0,0x00, +0x03,0xA3,0xC0,0x00,0x0F,0x1E,0x00,0x00,0xF1,0xE0, +0x00,0x1E,0x0F,0x00,0x03,0xE0,0xF8,0x00,0x7C,0x07, +0xC0,0x0F,0xC0,0x3F,0x83,0xF8,0x01,0xFF,0xFE,0x00, +0x07,0xFF,0xC0,0x00,0x1F,0xE0,0x00,0x08,0xA0,0x63, +0x2E,0x20,0x02,0x1C,0x01,0xCF,0x80,0xF1,0xF0,0x78, +0x3E,0x3C,0x07,0xDE,0x00,0xFF,0x00,0x1F,0x80,0x03, +0xE0,0x01,0xFC,0x01,0xF7,0x80,0xF8,0xF0,0x7C,0x1E, +0x3E,0x03,0xE7,0x00,0x70,0x80,0x08,0x0D,0xBC,0x5F, +0xBC,0x00,0x00,0x00,0x40,0x07,0xF8,0x0E,0x01,0xFF, +0xF1,0xC0,0x7F,0xFF,0xB8,0x0F,0xE1,0xFF,0x81,0xF0, +0x03,0xF0,0x3E,0x00,0x1F,0x03,0xC0,0x01,0xF8,0x78, +0x00,0x3F,0x87,0x80,0x07,0x3C,0xF0,0x00,0xE3,0xCF, +0x00,0x1C,0x3C,0xF0,0x03,0x83,0xCF,0x00,0x70,0x1C, +0xF0,0x0E,0x01,0xCF,0x01,0xE0,0x1C,0xF0,0x3C,0x01, +0xCF,0x07,0x80,0x1C,0xF0,0xF0,0x03,0xCF,0x1E,0x00, +0x3C,0x7B,0xC0,0x03,0xC7,0xF8,0x00,0x78,0x3F,0x00, +0x0F,0x83,0xE0,0x01,0xF0,0x1F,0x00,0x3E,0x03,0xFE, +0x1F,0xC0,0x77,0xFF,0xF8,0x0F,0x1F,0xFF,0x00,0xE0, +0x7F,0x80,0x04,0x00,0x00,0x00,0x0B,0x46,0x60,0x39, +0x00,0x3C,0x00,0x00,0x3C,0x00,0x00,0x3C,0x00,0x00, +0x38,0x02,0x00,0x00,0x00,0xDF,0x00,0x03,0xF7,0xC0, +0x00,0xFD,0xF0,0x00,0x3E,0x1E,0x00,0x1E,0x3E,0x00, +0x7C,0x3F,0x87,0xF0,0x3F,0xFF,0xC0,0x3F,0xFF,0x00, +0x0F,0xF0,0x00,0x0B,0x46,0x60,0x38,0x00,0x1E,0x02, +0x00,0x0F,0x00,0x00,0x3C,0x00,0x00,0x70,0x02,0x00, +0x00,0x00,0xDF,0x00,0x03,0xF7,0xC0,0x00,0xFD,0xF0, +0x00,0x3E,0x1E,0x00,0x1E,0x3E,0x00,0x7C,0x3F,0x87, +0xF0,0x3F,0xFF,0xC0,0x3F,0xFF,0x00,0x0F,0xF0,0x00, +0x0B,0x46,0x60,0x38,0x00,0x78,0x00,0x01,0xF8,0x00, +0x07,0xF8,0x00,0x1E,0x78,0x00,0x78,0x78,0x20,0x00, +0x00,0x0D,0xF0,0x00,0x3F,0x7C,0x00,0x0F,0xDF,0x00, +0x03,0xE1,0xE0,0x01,0xE3,0xE0,0x07,0xC3,0xF8,0x7F, +0x03,0xFF,0xFC,0x03,0xFF,0xF0,0x00,0xFF,0x00,0x0B, +0x44,0x60,0x39,0x40,0x70,0xE0,0x40,0x00,0x00,0x1B, +0xE0,0x00,0x7E,0xF8,0x00,0x1F,0xBE,0x00,0x07,0xC3, +0xC0,0x03,0xC7,0xC0,0x0F,0x87,0xF0,0xFE,0x07,0xFF, +0xF8,0x07,0xFF,0xE0,0x01,0xFE,0x00,0x0C,0xC6,0x00, +0x34,0x00,0x07,0x80,0x40,0x00,0x78,0x00,0x00,0x3C, +0x00,0x00,0x0E,0x00,0x20,0x00,0x00,0x00,0xF8,0x00, +0x07,0x9F,0x00,0x03,0xE3,0xC0,0x00,0xF0,0xF8,0x00, +0x78,0x1F,0x00,0x3E,0x03,0xC0,0x0F,0x00,0xF8,0x07, +0x80,0x1F,0x03,0xE0,0x03,0xC0,0xF0,0x00,0xF8,0x78, +0x00,0x1F,0x3C,0x00,0x03,0xCF,0x00,0x00,0x7F,0x80, +0x00,0x1F,0xC0,0x00,0x03,0xF0,0x06,0x80,0x0F,0x00, +0x30,0x00,0x78,0x00,0x0A,0xB8,0x60,0x35,0x9E,0x00, +0x00,0x7F,0xFF,0x81,0xFF,0xFF,0x87,0xFF,0xFF,0x1E, +0x00,0x7E,0x78,0x00,0x7F,0x3C,0x00,0x1E,0xF0,0x00, +0xFB,0xC0,0x0F,0xCF,0xFF,0xFE,0x3F,0xFF,0xF0,0xFF, +0xFF,0x06,0x78,0x00,0x00,0x0A,0x38,0x60,0x30,0x07, +0xE0,0x00,0xFF,0xC0,0x0F,0xFF,0x00,0xF0,0x3C,0x07, +0x01,0xE0,0x8F,0x00,0xE0,0x70,0x0F,0x03,0x80,0x70, +0x1C,0x07,0x80,0xE0,0x38,0x07,0x03,0xC0,0x47,0x03, +0x80,0x38,0x1E,0x01,0xC0,0xFC,0x0E,0x03,0xF0,0x70, +0x07,0xC3,0x80,0x1F,0x1C,0x00,0x7C,0xE0,0x00,0xE7, +0x00,0x07,0xB8,0x20,0x3D,0xC7,0x81,0xCE,0x3E,0x1E, +0x70,0xFF,0xE3,0x83,0xFE,0x1C,0x07,0xE0,0x09,0xB8, +0x20,0x2C,0x03,0xC0,0x00,0x1E,0x00,0x00,0xE0,0x10, +0x00,0xE0,0x20,0x00,0x00,0x00,0xFF,0x00,0x3F,0xFC, +0x07,0xFF,0xE0,0xF0,0x1E,0x0E,0x00,0xF1,0xE0,0x0F, +0x1C,0x00,0xF0,0x00,0x0F,0x00,0x01,0xF0,0x0F,0xFF, +0x07,0xFF,0xF0,0xFF,0xCF,0x1F,0x00,0xF1,0xE0,0x0F, +0x47,0x80,0x1E,0x38,0x03,0xE3,0xC0,0x7E,0x3F,0xFE, +0xE1,0xFF,0xCE,0x07,0xF0,0xF0,0x09,0xB8,0x20,0x2D, +0x00,0x07,0x80,0x00,0xF0,0x00,0x0E,0x00,0x01,0xC0, +0x20,0x00,0x00,0x00,0xFF,0x00,0x3F,0xFC,0x07,0xFF, +0xE0,0xF0,0x1E,0x0E,0x00,0xF1,0xE0,0x0F,0x1C,0x00, +0xF0,0x00,0x0F,0x00,0x01,0xF0,0x0F,0xFF,0x07,0xFF, +0xF0,0xFF,0xCF,0x1F,0x00,0xF1,0xE0,0x0F,0x47,0x80, +0x1E,0x38,0x03,0xE3,0xC0,0x7E,0x3F,0xFE,0xE1,0xFF, +0xCE,0x07,0xF0,0xF0,0x09,0xB8,0x20,0x2C,0x01,0xF0, +0x00,0x1F,0x80,0x03,0xBC,0x00,0x79,0xC0,0x0F,0x0E, +0x10,0x00,0x00,0x00,0x7F,0x80,0x1F,0xFE,0x03,0xFF, +0xF0,0x78,0x0F,0x07,0x00,0x78,0xF0,0x07,0x8E,0x00, +0x78,0x00,0x07,0x80,0x00,0xF8,0x07,0xFF,0x83,0xFF, +0xF8,0x7F,0xE7,0x8F,0x80,0x78,0xF0,0x07,0xA3,0xC0, +0x0F,0x1C,0x01,0xF1,0xE0,0x3F,0x1F,0xFF,0x70,0xFF, +0xE7,0x03,0xF8,0x78,0x09,0xB6,0x20,0x2C,0x07,0x83, +0x00,0xFF,0xF0,0x0E,0xFE,0x01,0xC3,0xC1,0x00,0x00, +0x00,0x07,0xF8,0x01,0xFF,0xE0,0x3F,0xFF,0x07,0x80, +0xF0,0x70,0x07,0x8F,0x00,0x78,0xE0,0x07,0x80,0x00, +0x78,0x00,0x0F,0x80,0x7F,0xF8,0x3F,0xFF,0x87,0xFE, +0x78,0xF8,0x07,0x8F,0x00,0x7A,0x3C,0x00,0xF1,0xC0, +0x1F,0x1E,0x03,0xF1,0xFF,0xF7,0x0F,0xFE,0x70,0x3F, +0x87,0x80,0x09,0xB6,0x20,0x2D,0x41,0xE3,0xC2,0x00, +0x00,0x00,0x0F,0xF0,0x03,0xFF,0xC0,0x7F,0xFE,0x0F, +0x01,0xE0,0xE0,0x0F,0x1E,0x00,0xF1,0xC0,0x0F,0x00, +0x00,0xF0,0x00,0x1F,0x00,0xFF,0xF0,0x7F,0xFF,0x0F, +0xFC,0xF1,0xF0,0x0F,0x1E,0x00,0xF4,0x78,0x01,0xE3, +0x80,0x3E,0x3C,0x07,0xE3,0xFF,0xEE,0x1F,0xFC,0xE0, +0x7F,0x0F,0x09,0xBC,0x20,0x2C,0x00,0xE0,0x00,0x1B, +0x81,0x00,0x61,0x00,0x06,0x30,0x00,0x37,0x00,0x01, +0xE0,0x20,0x00,0x00,0x00,0xFF,0x00,0x3F,0xFC,0x07, +0xFF,0xE0,0xF0,0x1E,0x0E,0x00,0xF1,0xE0,0x0F,0x1C, +0x00,0xF0,0x00,0x0F,0x00,0x01,0xF0,0x0F,0xFF,0x07, +0xFF,0xF0,0xFF,0xCF,0x1F,0x00,0xF1,0xE0,0x0F,0x47, +0x80,0x1E,0x38,0x03,0xE3,0xC0,0x7E,0x3F,0xFE,0xE1, +0xFF,0xCE,0x07,0xF0,0xF0,0x10,0x2A,0x20,0x46,0x03, +0xFC,0x0F,0xC0,0x07,0xFF,0x9F,0xF8,0x07,0xFF,0xDF, +0xFE,0x07,0x80,0xFE,0x07,0x87,0x80,0x3E,0x01,0xE3, +0xC0,0x1E,0x00,0x71,0xC0,0x0F,0x00,0x38,0x00,0x07, +0x80,0x1E,0x00,0x0F,0x80,0x07,0x01,0xFF,0xFF,0xFF, +0x87,0xFF,0xFF,0xFF,0xC7,0xFC,0x7F,0xFF,0xE7,0xC0, +0x38,0x00,0x03,0xC0,0x1E,0x00,0x03,0xC0,0x0F,0x00, +0x3D,0xE0,0x0F,0x80,0x1E,0xF0,0x07,0xE0,0x1E,0x3C, +0x0F,0x78,0x1F,0x1F,0xFF,0x1F,0xFF,0x07,0xFF,0x07, +0xFE,0x00,0xFC,0x00,0xFE,0x00,0x08,0xBA,0x5C,0x28, +0x03,0xF0,0x07,0xFF,0x03,0xFF,0xE1,0xF0,0x7C,0x78, +0x0F,0x47,0x80,0x3F,0x38,0x00,0x0E,0x00,0x3C,0x78, +0x03,0xCF,0x01,0xE3,0xE0,0xF8,0x7F,0xFC,0x0F,0xFE, +0x00,0xFE,0x00,0x0C,0x00,0x07,0x00,0x01,0xF0,0x00, +0x1E,0x00,0x03,0x80,0x03,0xE0,0x07,0xF0,0x01,0xF8, +0x00,0x09,0xB8,0x20,0x2C,0x07,0xC0,0x00,0x3C,0x00, +0x01,0xE0,0x00,0x0E,0x00,0x00,0x70,0x10,0x00,0x00, +0x00,0x3F,0x00,0x0F,0xFC,0x03,0xFF,0xE0,0x7C,0x0F, +0x07,0x80,0x78,0xF0,0x03,0xA1,0xC0,0x07,0x9F,0xFF, +0xFC,0x7F,0xFF,0xF7,0x80,0x00,0x87,0x00,0x01,0x0F, +0x00,0x3C,0x78,0x07,0x87,0xC0,0xF8,0x3F,0xFF,0x01, +0xFF,0xE0,0x03,0xF8,0x00,0x09,0xB8,0x20,0x2D,0x00, +0x07,0x80,0x00,0xF0,0x00,0x0E,0x00,0x01,0xC0,0x20, +0x00,0x00,0x00,0x7E,0x00,0x1F,0xF8,0x07,0xFF,0xC0, +0xF8,0x1E,0x0F,0x00,0xF1,0xE0,0x07,0x43,0x80,0x0F, +0x3F,0xFF,0xF8,0xFF,0xFF,0xEF,0x00,0x01,0x0E,0x00, +0x02,0x1E,0x00,0x78,0xF0,0x0F,0x0F,0x81,0xF0,0x7F, +0xFE,0x03,0xFF,0xC0,0x07,0xF0,0x00,0x09,0xB8,0x20, +0x2C,0x01,0xF0,0x00,0x1F,0x80,0x03,0xBC,0x00,0x79, +0xE0,0x0F,0x0E,0x10,0x00,0x00,0x00,0x3F,0x00,0x0F, +0xFC,0x03,0xFF,0xE0,0x7C,0x0F,0x07,0x80,0x78,0xF0, +0x03,0xA1,0xC0,0x07,0x9F,0xFF,0xFC,0x7F,0xFF,0xF7, +0x80,0x00,0x87,0x00,0x01,0x0F,0x00,0x3C,0x78,0x07, +0x87,0xC0,0xF8,0x3F,0xFF,0x01,0xFF,0xE0,0x03,0xF8, +0x00,0x09,0xB6,0x20,0x2D,0x41,0xE1,0xC2,0x00,0x00, +0x00,0x07,0xE0,0x01,0xFF,0x80,0x7F,0xFC,0x0F,0x81, +0xE0,0xF0,0x0F,0x1E,0x00,0x74,0x38,0x00,0xF3,0xFF, +0xFF,0x8F,0xFF,0xFE,0xF0,0x00,0x10,0xE0,0x00,0x21, +0xE0,0x07,0x8F,0x00,0xF0,0xF8,0x1F,0x07,0xFF,0xE0, +0x3F,0xFC,0x00,0x7F,0x00,0x03,0xB8,0x20,0x16,0xF8, +0x78,0x3C,0x1C,0x0F,0x00,0x34,0x76,0x8E,0xD1,0xC0, +0x03,0x38,0x80,0x16,0x3E,0x1E,0x78,0xE2,0x00,0xDE, +0x37,0x8D,0xE0,0x05,0xB8,0x00,0x16,0x1F,0x01,0xF8, +0x3B,0xC7,0x9C,0xF1,0xF0,0x00,0x34,0x38,0x68,0x70, +0xD0,0xE0,0x05,0xB6,0x00,0x17,0x5E,0x3E,0x00,0x06, +0x87,0x0D,0x0E,0x1A,0x1C,0x00,0x09,0xB8,0x20,0x2C, +0x03,0xC3,0x00,0x1E,0xF0,0x00,0xFE,0x00,0x0F,0x80, +0x07,0xFC,0x00,0xF9,0xE0,0x04,0x0E,0x00,0x3F,0x70, +0x0F,0xFF,0x81,0xFF,0xF8,0x3E,0x0F,0xC3,0xC0,0x3C, +0x78,0x03,0xC7,0x80,0x1E,0x70,0x01,0xEF,0x00,0x1F, +0x1E,0x00,0x1E,0x3C,0x00,0x7C,0x38,0x00,0xF3,0xC0, +0x1E,0x1E,0x01,0xE1,0xF0,0x7C,0x0F,0xFF,0x80,0x7F, +0xF0,0x01,0xFC,0x00,0x08,0x36,0x60,0x2C,0x0F,0x0E, +0x0F,0xFF,0x0F,0xFF,0x07,0x0F,0x10,0x00,0x00,0xE3, +0xF0,0x77,0xFE,0x3F,0xFF,0x9F,0x83,0xD1,0xE0,0x1E, +0xE0,0x0F,0xDE,0x00,0x7D,0xE0,0x07,0x09,0xB8,0x20, +0x2C,0x07,0xC0,0x00,0x3C,0x00,0x01,0xE0,0x00,0x0E, +0x00,0x00,0x70,0x10,0x00,0x00,0x00,0x3F,0x00,0x1F, +0xFC,0x03,0xFF,0xE0,0x7C,0x0F,0x07,0x80,0x78,0xF0, +0x03,0xA1,0xC0,0x07,0xDF,0x80,0x07,0x87,0x00,0x1E, +0x78,0x01,0xC3,0xC0,0x3C,0x3E,0x07,0x81,0xFF,0xF0, +0x0F,0xFE,0x00,0x3F,0x80,0x09,0xB8,0x20,0x2D,0x00, +0x07,0x80,0x00,0xF0,0x00,0x0E,0x00,0x01,0xC0,0x20, +0x00,0x00,0x00,0x7E,0x00,0x3F,0xF8,0x07,0xFF,0xC0, +0xF8,0x1E,0x0F,0x00,0xF1,0xE0,0x07,0x43,0x80,0x0F, +0xBF,0x00,0x0F,0x0E,0x00,0x3C,0xF0,0x03,0x87,0x80, +0x78,0x7C,0x0F,0x03,0xFF,0xE0,0x1F,0xFC,0x00,0x7F, +0x00,0x09,0xB8,0x20,0x2C,0x01,0xF0,0x00,0x1F,0x80, +0x03,0xBC,0x00,0x79,0xE0,0x0F,0x0E,0x10,0x00,0x00, +0x00,0x3F,0x00,0x1F,0xFC,0x03,0xFF,0xE0,0x7C,0x0F, +0x07,0x80,0x78,0xF0,0x03,0xA1,0xC0,0x07,0xDF,0x80, +0x07,0x87,0x00,0x1E,0x78,0x01,0xC3,0xC0,0x3C,0x3E, +0x07,0x81,0xFF,0xF0,0x0F,0xFE,0x00,0x3F,0x80,0x09, +0xB6,0x20,0x2C,0x07,0x83,0x00,0xFF,0xF0,0x0E,0xFE, +0x01,0xC3,0xC1,0x00,0x00,0x00,0x03,0xF0,0x01,0xFF, +0xC0,0x3F,0xFE,0x07,0xC0,0xF0,0x78,0x07,0x8F,0x00, +0x3A,0x1C,0x00,0x7D,0xF8,0x00,0x78,0x70,0x01,0xE7, +0x80,0x1C,0x3C,0x03,0xC3,0xE0,0x78,0x1F,0xFF,0x00, +0xFF,0xE0,0x03,0xF8,0x00,0x09,0xB6,0x20,0x2D,0x41, +0xE1,0xC2,0x00,0x00,0x00,0x07,0xE0,0x03,0xFF,0x80, +0x7F,0xFC,0x0F,0x81,0xE0,0xF0,0x0F,0x1E,0x00,0x74, +0x38,0x00,0xFB,0xF0,0x00,0xF0,0xE0,0x03,0xCF,0x00, +0x38,0x78,0x07,0x87,0xC0,0xF0,0x3F,0xFE,0x01,0xFF, +0xC0,0x07,0xF0,0x00,0x09,0x9E,0x23,0x2B,0x40,0x1E, +0x02,0x00,0x00,0x04,0xFF,0xFF,0xF8,0x00,0x00,0x14, +0x01,0xE0,0x00,0x09,0xAE,0x5F,0xB0,0x00,0x00,0x40, +0x1F,0x8E,0x07,0xFE,0xC1,0xFF,0xFC,0x3E,0x07,0x83, +0xC0,0x7D,0x0F,0x01,0xFC,0xE0,0x39,0xCE,0x07,0x1E, +0x3C,0x1C,0x3B,0xC3,0x83,0x9C,0x70,0x39,0xCE,0x03, +0x9E,0xC0,0x79,0xFC,0x07,0x8F,0x80,0xF0,0xF8,0x1E, +0x0F,0xFF,0xE0,0xFF,0xF8,0x1C,0x7E,0x00,0x80,0x00, +0x00,0x08,0xB8,0x40,0x2C,0x07,0xC0,0x00,0xF0,0x00, +0x1E,0x00,0x03,0x80,0x00,0x70,0x40,0x00,0x03,0x7C, +0x01,0xFB,0xE0,0x0F,0x87,0x00,0x79,0xE0,0x3E,0x7C, +0x1F,0x8F,0xFE,0xE1,0xFF,0x38,0x3F,0x0E,0x08,0xB8, +0x40,0x2C,0x00,0x78,0x40,0x07,0x80,0x03,0xC0,0x00, +0xE0,0x20,0x00,0x01,0xBE,0x00,0xFD,0xF0,0x07,0xC3, +0x80,0x3C,0xF0,0x1F,0x3E,0x0F,0xC7,0xFF,0x70,0xFF, +0x9C,0x1F,0x87,0x08,0xB8,0x40,0x2C,0x03,0xE0,0x00, +0xFC,0x00,0x77,0x80,0x3C,0xE0,0x1E,0x3C,0x40,0x00, +0x03,0x7C,0x01,0xFB,0xE0,0x0F,0x87,0x00,0x79,0xE0, +0x3E,0x7C,0x1F,0x8F,0xFE,0xE1,0xFF,0x38,0x3F,0x0E, +0x08,0xB6,0x40,0x2D,0x43,0xC7,0x88,0x00,0x00,0x6F, +0x80,0x3F,0x7C,0x01,0xF0,0xE0,0x0F,0x3C,0x07,0xCF, +0x83,0xF1,0xFF,0xDC,0x3F,0xE7,0x07,0xE1,0xC0,0x09, +0x48,0x3C,0x28,0x00,0x7C,0x00,0x0F,0x00,0x03,0xC0, +0x00,0x70,0x00,0x1C,0x02,0x00,0x00,0x07,0x80,0x0E, +0xF0,0x03,0xCE,0x00,0x74,0x3C,0x03,0xC3,0x80,0x70, +0x78,0x1E,0x0F,0x03,0x80,0xE0,0x70,0x1E,0x1E,0x03, +0xC3,0x80,0x38,0x70,0x07,0x9E,0x10,0x0E,0x70,0x01, +0xFC,0x08,0x03,0xF0,0x00,0x7C,0x04,0x00,0xF0,0x10, +0x03,0x80,0x40,0x1C,0x00,0x0F,0x80,0x0F,0xE0,0x01, +0xF8,0x00,0x3E,0x00,0x00,0x08,0xC8,0x7C,0x2D,0xBC, +0x00,0x07,0x1F,0x01,0xDF,0xF0,0x7F,0xFE,0x1F,0x83, +0xC7,0xC0,0x79,0xE0,0x0E,0x9E,0x00,0x7C,0xF0,0x01, +0xE7,0x80,0x1E,0xF0,0x07,0x3C,0x03,0xCF,0x81,0xE3, +0xFF,0xF0,0xEF,0xF8,0x38,0xF8,0x1B,0xC0,0x00,0x70, +0x00,0x00,0x09,0x46,0x3C,0x29,0x41,0xC3,0x84,0x00, +0x00,0x0F,0x00,0x1D,0xE0,0x07,0x9C,0x00,0xE8,0x78, +0x07,0x87,0x00,0xE0,0xF0,0x3C,0x1E,0x07,0x01,0xC0, +0xE0,0x3C,0x3C,0x07,0x87,0x00,0x70,0xE0,0x0F,0x3C, +0x20,0x1C,0xE0,0x03,0xF8,0x10,0x07,0xE0,0x00,0xF8, +0x08,0x01,0xE0,0x20,0x07,0x00,0x80,0x38,0x00,0x1F, +0x00,0x1F,0xC0,0x03,0xF0,0x00,0x7C,0x00,0x00, +}; +*/ +/* font data size: 9389 bytes */ +/* +static const unsigned char Arial_28_index[] = { +0x00,0x00,0x00,0x40,0x03,0xC0,0x1B,0x01,0x20,0x09, +0x60,0x3E,0x41,0x4F,0x05,0x58,0x17,0x40,0x64,0xC1, +0xAA,0x06,0xF0,0x1C,0x40,0x72,0x81,0xCF,0x07,0xA8, +0x21,0x70,0x8B,0xC2,0x73,0x0A,0xB4,0x2E,0x40,0xC6, +0x43,0x5B,0x0E,0x10,0x3B,0xD0,0xFE,0xC4,0x03,0x10, +0x38,0x44,0x21,0x13,0xC4,0x83,0x12,0xE8,0x56,0x51, +0x6F,0x05,0xFC,0x19,0x00,0x67,0xC1,0xA5,0x86,0xAC, +0x1B,0xE0,0x70,0xD1,0xC5,0x47,0x31,0x1E,0x24,0x79, +0xA1,0xF9,0xC8,0x25,0x21,0xEC,0x8A,0x42,0x3D,0xC9, +0x4B,0x26,0x60,0x9A,0xD2,0x73,0x4A,0x24,0x2A,0x38, +0xAE,0x72,0xC8,0xCB,0x6D,0x2D,0xEC,0xB9,0x92,0xE9, +0xCB,0xC9,0x2F,0x44,0xBD,0xA3,0x04,0x4C,0x39,0x31, +0x78,0xC8,0xC3,0x2F,0x0C,0xD0,0x34,0x38,0xD2,0x73, +0x4C,0x0D,0x42,0x35,0xC8,0xD7,0xA3,0x66,0xCD,0xB1, +0x37,0x70,0xE0,0x83,0x8E,0x4E,0x49,0x39,0xEC,0xE8, +0xD3,0xA9,0x0E,0xD6,0x3C,0x30,0xF4,0x03,0xDF,0x4F, +0xAA,0x3F,0x2C,0xFD,0x43,0xFD,0x90,0x0C,0x40,0x41, +0x01,0x44,0x06,0x10,0x1C,0x40,0x81,0x02,0x44,0x0A, +0x10,0x2C,0x40,0xC1,0x03,0x44,0x0E,0x10,0x3C,0x41, +0x01,0x04,0x44,0x12,0x10,0x4C,0x41,0x41,0x05,0x44, +0x16,0x10,0x5C,0x41,0x81,0x06,0x44,0x1A,0x10,0x6C, +0x41,0xC1,0x07,0x44,0x1E,0x10,0x7C,0x42,0x01,0x08, +0x44,0x22,0x10,0x8C,0x42,0x41,0x09,0x44,0x27,0xD0, +0xEA,0x44,0xA5,0x15,0x64,0x63,0x51,0x97,0x47,0xC5, +0x1F,0x74,0x97,0x92,0x79,0x4A,0x85,0x2A,0xE4,0xAD, +0x13,0x1E,0x4C,0x99,0x33,0xA4,0xD4,0x93,0x69,0x4E, +0x05,0x38,0xA4,0xE9,0xD3,0xCF,0x4F,0x51,0x3E,0x14, +0xFB,0x94,0x05,0x50,0xB5,0x49,0x35,0x3E,0x55,0x66, +0x56,0x6D,0x60,0x35,0x9A,0xD6,0xD6,0x5C,0xF9,0x79, +0xC6,0x01,0x18,0x62,0x62,0xFD,0x8E,0xA6,0x44,0xD9, +0x3E,0x65,0x79,0x96,0xE6,0x5F,0x19,0x91,0x66,0x85, +0x9E,0x76,0x8D,0x1A,0x9D,0x6C,0x25,0xB7,0x56,0xF7, +0x5C,0x3B,0x71,0x8D,0xCD,0x07,0x3F,0xDD,0x2E,0x75, +0x7D,0xD8,0x57,0x74,0x9D,0xFB,0x79,0x11,0xE8,0x87, +0xB3,0x1F,0x12,0x7D,0x59,0xF9,0x27,0xF6,0xE0,0x36, +0x81,0xB6,0x0A,0xD8,0x3A,0xE1,0x2B,0x85,0x86,0x17, +0x08,0x5F,0x61,0x90,0x86,0x7A,0x1E,0x28,0x80,0xE2, +0x3D,0x89,0xD6,0x2A,0xF8,0xB9,0xE3,0x18,0x8C,0xAE, +0x36,0x58,0xE2,0xA3,0xAD,0x8F,0x4A,0x3E,0xF9,0x0E, +0xE4,0x6A, +}; +*/ +/* font index size: 392 bytes */ +/* +const ILI9341_t3_font_t Arial_28 = { + Arial_28_index, + 0, + Arial_28_data, + 1, + 0, + 32, + 255, + 0, + 0, + 14, + 6, + 6, + 4, + 6, + 6, + 43, + 28 +}; +*/ + + +static const unsigned char Arial_32_data[] = { +0x00,0x00,0x00,0x18,0x02,0x40,0xA0,0x1D,0xBF,0xBF, +0x1E,0x7D,0x63,0x48,0x57,0x80,0x06,0x16,0x4A,0xA1, +0xBE,0x1E,0xF0,0xF3,0x83,0x43,0x03,0x00,0x0C,0x40, +0x00,0x31,0x00,0x0F,0x07,0x80,0x0F,0x87,0x8A,0x00, +0xF0,0x78,0x00,0xF0,0x78,0x57,0xFF,0xFF,0xFD,0x01, +0xE0,0xF0,0x48,0x3C,0x1E,0x05,0x7F,0xFF,0xFF,0xC0, +0x78,0x3C,0x05,0x0F,0x07,0x80,0x07,0x87,0xC0,0x20, +0xF0,0x78,0x00,0x0A,0x4C,0x5E,0x31,0x00,0x0C,0x00, +0x01,0xF8,0x00,0x7F,0xF0,0x07,0xFF,0xE0,0x7F,0xFF, +0x03,0xE6,0xFC,0x3E,0x31,0xE1,0xE1,0x8F,0x8F,0x0C, +0x3C,0x78,0x61,0x88,0x78,0x60,0x01,0xE3,0x00,0x0F, +0xD8,0x00,0x3F,0xE0,0x00,0xFF,0xE0,0x01,0xFF,0x80, +0x03,0xFF,0x00,0x0D,0xF8,0x00,0x63,0xE0,0x03,0x0F, +0x40,0x03,0x07,0x8C,0x18,0x3D,0xE0,0xC1,0xEF,0x86, +0x0F,0x7C,0x30,0xF9,0xF1,0x8F,0x8F,0xCC,0xFC,0x3F, +0xFF,0xC0,0xFF,0xFC,0x03,0xFF,0xC0,0x07,0xF8,0x14, +0x00,0xC0,0x00,0x11,0x40,0x40,0x4E,0x0F,0x80,0x00, +0xE0,0x07,0xF8,0x00,0x3C,0x00,0xFF,0x80,0x07,0x00, +0x3C,0x78,0x01,0xE0,0x07,0x07,0x00,0x38,0x01,0xC0, +0x70,0x0F,0x00,0x38,0x0E,0x01,0xC0,0x08,0xE0,0x38, +0x0E,0x00,0x1C,0x07,0x03,0x80,0x03,0x80,0xE0,0xF0, +0x00,0x70,0x1C,0x1C,0x00,0x07,0x07,0x07,0x80,0x00, +0xF1,0xE0,0xE0,0x00,0x0F,0xF8,0x3C,0x00,0x01,0xFE, +0x07,0x03,0xE0,0x0F,0x81,0xC1,0xFE,0x00,0x00,0x38, +0x3F,0xE0,0x00,0x0E,0x0F,0x1E,0x00,0x03,0xC1,0xC1, +0xC0,0x00,0x70,0x70,0x1C,0x00,0x1E,0x0E,0x03,0x80, +0x03,0x81,0xC0,0x70,0x00,0xF0,0x38,0x0E,0x00,0x1C, +0x07,0x01,0xE0,0x00,0xE0,0x1C,0x07,0x00,0x38,0x01, +0xC1,0xC0,0x0F,0x00,0x3C,0x78,0x01,0xC0,0x03,0xFE, +0x00,0x78,0x00,0x7F,0x80,0x0E,0x00,0x03,0xE0,0x0D, +0x40,0x40,0x3A,0x00,0x7E,0x00,0x00,0x3F,0xE0,0x00, +0x0F,0xFE,0x00,0x03,0xFF,0xE0,0x00,0xFC,0x7E,0x00, +0x1F,0x07,0xC0,0x48,0x78,0x0F,0x00,0x0F,0x83,0xC0, +0x00,0xF8,0xF8,0x00,0x0F,0x3E,0x00,0x01,0xFF,0x80, +0x00,0x1F,0xE0,0x00,0x07,0xF0,0x00,0x01,0xFF,0x00, +0x00,0xFF,0xE0,0x00,0x3F,0x3E,0x08,0x0F,0x83,0xE1, +0xE1,0xE0,0x3E,0x7C,0x7C,0x03,0xEF,0x0F,0x00,0x7D, +0xE1,0xE0,0x07,0xFC,0x3C,0x00,0x7F,0x07,0x80,0x07, +0xC0,0xF8,0x00,0xFC,0x0F,0x80,0x3F,0xC1,0xF8,0x1F, +0xFC,0x1F,0xFF,0xF7,0xC1,0xFF,0xFC,0xFC,0x1F,0xFE, +0x0F,0x00,0xFF,0x00,0xC0,0x02,0x16,0x4A,0x91,0xBE, +0xF9,0x60,0x05,0xD2,0x7B,0x9E,0x00,0xE0,0x1C,0x03, +0x80,0x78,0x07,0x00,0xF0,0x0E,0x01,0xE0,0x1C,0x10, +0x78,0x29,0xE0,0x6F,0x80,0xAF,0x01,0x4F,0x02,0x0F, +0x00,0x70,0x07,0x80,0x38,0x03,0xC0,0x1C,0x01,0xE0, +0x0E,0x00,0x70,0x03,0x80,0x05,0xD2,0x3B,0x9E,0xE0, +0x07,0x01,0x07,0x00,0x38,0x03,0xC0,0x1C,0x01,0xE0, +0x0E,0x20,0x1E,0x50,0x1E,0xD0,0x1F,0x40,0x3E,0x40, +0xF0,0x0E,0x40,0x3C,0x03,0x80,0x78,0x07,0x00,0xF0, +0x0E,0x01,0xE0,0x1C,0x03,0x80,0x70,0x00,0x07,0x9A, +0x29,0xA3,0x20,0x70,0x08,0x70,0x8F,0x77,0x9F,0xFF, +0xC7,0xFF,0x00,0xF8,0x01,0xFC,0x03,0xDE,0x20,0xF1, +0xE0,0x20,0x80,0x0B,0x2C,0x42,0x35,0xA0,0x0F,0x00, +0x40,0x03,0xC0,0x15,0xFF,0xFF,0xFE,0x80,0x3C,0x01, +0x00,0x0F,0x00,0x00,0x02,0x16,0x9C,0x99,0x5F,0x26, +0x73,0x38,0x80,0x06,0x08,0x24,0x9F,0x5F,0xFE,0x02, +0x08,0x80,0x19,0x5E,0x06,0x40,0x00,0x19,0x00,0x0F, +0x20,0x1C,0x01,0xE9,0x01,0xC9,0x03,0x80,0x3C,0x48, +0x38,0x50,0x70,0x48,0xE0,0x0F,0x02,0x4E,0x02,0x5C, +0x01,0xE0,0x0E,0x00,0x0A,0x40,0x40,0x30,0x01,0xF8, +0x00,0x3F,0xF0,0x40,0xFF,0xFC,0x0F,0xC3,0xF0,0x78, +0x07,0x87,0x80,0x3E,0x87,0x80,0x1E,0x78,0x00,0xF6, +0xF8,0x00,0x7D,0xF8,0x00,0x79,0xC0,0x03,0xA1,0xE0, +0x07,0x8F,0x00,0x7C,0x3C,0x03,0xC1,0xF8,0x7E,0x40, +0xFF,0xFC,0x03,0xFF,0x80,0x03,0xF0,0x00,0x05,0xC0, +0xA0,0x31,0x00,0x1C,0x03,0xC0,0x7C,0x0F,0xC1,0xFC, +0x7F,0xCF,0xFD,0xF3,0xDE,0x3D,0xC3,0xD0,0x3F,0x40, +0x7E,0x80,0xFC,0x01,0xE0,0x0A,0x40,0x20,0x30,0x01, +0xFC,0x00,0x3F,0xF8,0x03,0xFF,0xE0,0x3F,0xFF,0x83, +0xF0,0x7E,0x1F,0x01,0xF1,0xF0,0x07,0xE1,0xE0,0x03, +0xC3,0x00,0x1F,0x00,0x00,0x1E,0x00,0x01,0xE0,0x00, +0x1F,0x00,0x00,0xF0,0x00,0x0F,0x80,0x00,0xF8,0x00, +0x0F,0x80,0x00,0xF8,0x00,0x0F,0x80,0x00,0xF8,0x00, +0x0F,0x80,0x00,0xF8,0x00,0x0F,0x80,0x00,0xF8,0x00, +0x0F,0x80,0x00,0xF8,0x00,0x0F,0x80,0x00,0x7F,0xFF, +0xF9,0xFF,0xFF,0xF0,0x0A,0x40,0x40,0x30,0x03,0xF0, +0x00,0x7F,0xE0,0x07,0xFF,0xC0,0x7F,0xFE,0x07,0xE0, +0xF8,0x3E,0x03,0xE3,0xE0,0x0F,0x1E,0x00,0x78,0x30, +0x03,0xC8,0x00,0x03,0xC0,0x00,0x3C,0x00,0x07,0xC0, +0x01,0xFC,0x00,0x0F,0xC0,0x00,0x7F,0x80,0x03,0xFF, +0x00,0x00,0xF8,0x00,0x01,0xE0,0x00,0x0F,0xC0,0x00, +0x07,0x8C,0x00,0x3D,0xE0,0x01,0xEF,0x80,0x0F,0x7C, +0x00,0xF1,0xF0,0x0F,0x8F,0xC0,0xF8,0x3F,0xFF,0xC0, +0xFF,0xFC,0x03,0xFF,0x80,0x07,0xF0,0x00,0x0A,0xC0, +0x20,0x30,0x00,0x03,0x80,0x00,0x1E,0x10,0x00,0x1F, +0x00,0x00,0xFC,0x00,0x07,0xF0,0x80,0x07,0xF8,0x00, +0x3F,0xE0,0x01,0xF7,0x80,0x07,0x9E,0x00,0x3E,0x78, +0x01,0xF1,0xE0,0x07,0x87,0x80,0x3E,0x1E,0x01,0xF0, +0x78,0x0F,0x81,0xE0,0x3C,0x07,0x81,0xF0,0x1E,0x0F, +0x80,0x78,0x57,0xFF,0xFF,0xF4,0x00,0x1E,0x00,0x00, +0x78,0x00,0x0A,0x40,0x40,0x31,0x21,0xFF,0xF8,0x1F, +0xFF,0xCA,0x1E,0x00,0x08,0x3C,0x00,0x01,0xE3,0xE0, +0x0F,0x7F,0xC0,0x7F,0xFF,0x07,0xFF,0xFC,0x3F,0x03, +0xF1,0xF0,0x0F,0x83,0x00,0x3D,0x80,0x00,0x1E,0xF0, +0x00,0xF7,0x80,0x0F,0x3E,0x00,0x78,0xF0,0x07,0xC7, +0xE0,0x7C,0x1F,0xFF,0xC0,0x7F,0xFC,0x01,0xFF,0xC0, +0x03,0xF8,0x00,0x0A,0xC0,0x20,0x30,0x00,0xFC,0x00, +0x0F,0xFC,0x00,0xFF,0xFC,0x07,0xFF,0xF0,0x1F,0x07, +0xE0,0xF8,0x07,0x83,0xC0,0x1F,0x1E,0x00,0x3D,0x0F, +0x00,0x00,0x78,0x00,0x01,0xE0,0xFC,0x07,0x8F,0xFC, +0x1E,0xFF,0xF8,0x7F,0xFF,0xF1,0xFE,0x07,0xE7,0xE0, +0x0F,0x9F,0x00,0x1E,0x7C,0x00,0x7E,0xBC,0x00,0x1E, +0x70,0x00,0x79,0xE0,0x03,0xE7,0x80,0x0F,0x0F,0x00, +0x7C,0x3F,0x03,0xE0,0x7F,0xFF,0x80,0xFF,0xFC,0x01, +0xFF,0xC0,0x00,0xFC,0x00,0x0A,0x40,0x40,0x31,0x5F, +0xFF,0xFE,0x00,0x00,0xE0,0x00,0x0E,0x00,0x00,0xF0, +0x00,0x0F,0x00,0x00,0x70,0x00,0x07,0x84,0x00,0x0F, +0x04,0x00,0x1E,0x04,0x80,0x3C,0x04,0x00,0x78,0x05, +0x00,0xF0,0x05,0x01,0xE0,0x05,0x83,0xC0,0x00,0x0A, +0x40,0x40,0x30,0x01,0xF8,0x00,0x7F,0xF0,0x07,0xFF, +0xE0,0x7F,0xFF,0x83,0xE0,0x7C,0x3E,0x01,0xF5,0x3C, +0x00,0xF0,0xF0,0x0F,0x07,0xC0,0xF8,0x1F,0xFF,0x80, +0x3F,0xF0,0x03,0xFF,0xC0,0x3F,0xFF,0x03,0xE0,0x7C, +0x3E,0x01,0xF1,0xE0,0x07,0xB3,0xC0,0x03,0xCF,0x00, +0x3E,0x7C,0x03,0xE3,0xF0,0x3F,0x0F,0xFF,0xF0,0x3F, +0xFF,0x00,0xFF,0xF0,0x00,0xFC,0x00,0x0A,0x40,0x40, +0x30,0x03,0xF8,0x00,0x7F,0xF0,0x07,0xFF,0xC0,0x7F, +0xFF,0x03,0xF0,0x7C,0x3E,0x01,0xE1,0xE0,0x07,0x9F, +0x00,0x3C,0xF0,0x00,0xEA,0xF0,0x00,0xF7,0x80,0x0F, +0x9E,0x00,0x7C,0xF8,0x07,0xE7,0xE0,0x7F,0x1F,0xFF, +0xF8,0x7F,0xFB,0xC1,0xFF,0x9E,0x03,0xF0,0xF0,0x00, +0x07,0xC0,0x00,0x0F,0x1E,0x00,0x78,0xF0,0x07,0x83, +0xC0,0x3C,0x1F,0x07,0xC0,0xFF,0xFE,0x03,0xFF,0xE0, +0x0F,0xFE,0x00,0x1F,0xC0,0x00,0x02,0x2E,0x80,0x19, +0x5F,0xA1,0xA0,0x0A,0xF0,0x02,0x3C,0x9C,0x99,0x5F, +0xA1,0xA0,0x0A,0xF9,0x33,0x99,0xC4,0x0A,0xAA,0x42, +0xB4,0x00,0x00,0x08,0x00,0x01,0xE0,0x00,0x1F,0x80, +0x01,0xFE,0x00,0x3F,0xF0,0x03,0xFE,0x00,0x3F,0xC0, +0x07,0xFC,0x00,0x7F,0x80,0x03,0xF8,0x00,0x0F,0x00, +0x00,0x3F,0x80,0x00,0x7F,0x80,0x00,0x7F,0xC0,0x00, +0x3F,0xC0,0x00,0x3F,0xE0,0x00,0x3F,0xF0,0x00,0x1F, +0xE0,0x00,0x1F,0x80,0x00,0x1E,0x00,0x00,0x08,0x0A, +0x9A,0x44,0xB5,0x5F,0xFF,0xFF,0xB0,0x00,0x00,0x57, +0xFF,0xFF,0xC0,0x0A,0xAA,0x42,0xB4,0x80,0x00,0x03, +0xC0,0x00,0x0F,0xC0,0x00,0x3F,0xC0,0x00,0x7F,0xE0, +0x00,0x3F,0xE0,0x00,0x1F,0xE0,0x00,0x1F,0xF0,0x00, +0x0F,0xF0,0x00,0x0F,0xE0,0x00,0x07,0x80,0x00,0xFE, +0x00,0x0F,0xF0,0x01,0xFF,0x00,0x1F,0xE0,0x03,0xFE, +0x00,0x7F,0xE0,0x03,0xFC,0x00,0x0F,0xC0,0x00,0x3C, +0x00,0x00,0x80,0x00,0x00,0x0A,0x40,0x40,0x30,0x01, +0xFC,0x00,0x7F,0xF8,0x07,0xFF,0xE0,0x7F,0xFF,0x87, +0xF0,0x7E,0x3E,0x01,0xF1,0xE0,0x07,0xDF,0x00,0x1E, +0xF0,0x00,0xF1,0x80,0x07,0x80,0x00,0x3C,0x00,0x03, +0xE0,0x00,0x1E,0x00,0x01,0xF0,0x00,0x3F,0x00,0x03, +0xF0,0x00,0x3F,0x00,0x03,0xF0,0x00,0x3E,0x00,0x01, +0xE0,0x00,0x1F,0x00,0xA0,0x1E,0x00,0x90,0x00,0x00, +0xA0,0x1E,0x00,0x14,0xD2,0x5B,0xDA,0x00,0x00,0xFF, +0xC0,0x00,0x00,0x01,0xFF,0xFF,0x00,0x00,0x01,0xFF, +0xFF,0xF0,0x00,0x01,0xFF,0xFF,0xFE,0x00,0x00,0xFF, +0x80,0x3F,0xE0,0x00,0x7F,0x00,0x01,0xFC,0x00,0x3E, +0x00,0x00,0x1F,0x00,0x1F,0x00,0x00,0x03,0xE0,0x0F, +0x80,0x7C,0x00,0x7C,0x07,0xC0,0x7F,0xC7,0x8F,0x01, +0xE0,0x3F,0xF9,0xE1,0xE0,0xF0,0x1F,0xFF,0xF0,0x38, +0x38,0x0F,0xC3,0xFC,0x0E,0x1E,0x03,0xE0,0x3F,0x01, +0xC7,0x01,0xF0,0x0F,0xC0,0x71,0xC0,0xF8,0x01,0xF0, +0x1C,0x70,0x3C,0x00,0x78,0x07,0x38,0x0F,0x00,0x1E, +0x01,0xCE,0x07,0xC0,0x07,0x80,0x73,0x81,0xE0,0x01, +0xE0,0x1C,0xE0,0x78,0x00,0x70,0x0F,0x38,0x1E,0x00, +0x3C,0x03,0x8E,0x07,0x80,0x0F,0x01,0xE3,0x81,0xE0, +0x03,0xC0,0x70,0xE0,0x78,0x01,0xE0,0x3C,0x38,0x1F, +0x00,0xF8,0x1E,0x0F,0x03,0xC0,0x7E,0x0F,0x81,0xC0, +0xFC,0x3F,0x8F,0xC0,0x70,0x1F,0xFF,0xFF,0xE0,0x1E, +0x07,0xFF,0x7F,0xF0,0x03,0xC0,0xFF,0x8F,0xF0,0x00, +0xF0,0x0F,0x81,0xF0,0x1E,0x1E,0x00,0x00,0x00,0x0F, +0x03,0xE0,0x00,0x00,0x0F,0x80,0xFC,0x00,0x00,0x07, +0xE0,0x1F,0xE0,0x00,0x07,0xE0,0x01,0xFF,0x00,0x1F, +0xF0,0x00,0x3F,0xFF,0xFF,0xF8,0x00,0x03,0xFF,0xFF, +0xF8,0x00,0x00,0x3F,0xFF,0xF8,0x00,0x00,0x00,0xFF, +0xE0,0x00,0x00,0x0E,0xC0,0x00,0x3A,0x00,0x07,0x00, +0x04,0x00,0x07,0xC0,0x00,0x00,0x3F,0x80,0x08,0x00, +0x1D,0xC0,0x00,0x00,0xF7,0x80,0x00,0x03,0x8E,0x00, +0x00,0x1E,0x3C,0x01,0x00,0x0E,0x0E,0x00,0x00,0x78, +0x3C,0x00,0x01,0xC0,0x70,0x08,0x01,0xE0,0x3C,0x00, +0x07,0x00,0x70,0x00,0x3C,0x01,0xE0,0x00,0xE0,0x03, +0x81,0x00,0xFF,0xFF,0xE0,0x07,0xFF,0xFF,0x80,0x1F, +0xFF,0xFF,0x00,0x78,0x00,0x3C,0x20,0x78,0x00,0x0F, +0x12,0x78,0x00,0x03,0xC8,0x78,0x00,0x00,0xF3,0xE0, +0x00,0x03,0xEF,0x00,0x00,0x07,0x80,0x0B,0xC0,0x80, +0x3A,0xFF,0xFF,0x00,0xFF,0xFF,0xC1,0x1F,0xFF,0xFE, +0x1E,0x00,0x3F,0x1E,0x00,0x0F,0x2F,0xC0,0x00,0xF3, +0xC0,0x01,0xE3,0xC0,0x07,0xE3,0xFF,0xFF,0xC4,0x7F, +0xFF,0xF0,0x7F,0xFF,0xF8,0x78,0x00,0x7C,0x8F,0x00, +0x03,0xD7,0xE0,0x00,0x3D,0xE0,0x00,0x7D,0xE0,0x00, +0xF9,0xE0,0x01,0xF9,0xFF,0xFF,0xF1,0xFF,0xFF,0xE1, +0xFF,0xFF,0xC1,0xFF,0xFE,0x00,0x0E,0x40,0x40,0x40, +0x00,0x1F,0xE0,0x00,0x07,0xFF,0xC0,0x00,0xFF,0xFF, +0x80,0x0F,0xFF,0xFE,0x00,0xFE,0x03,0xF8,0x0F,0xC0, +0x07,0xC0,0xF8,0x00,0x1F,0x07,0x80,0x00,0x78,0x7C, +0x00,0x03,0xE3,0xC0,0x00,0x0E,0x1E,0x00,0x00,0x01, +0xF0,0x00,0x00,0x1B,0xE0,0x00,0x00,0x0F,0x00,0x00, +0x00,0x3C,0x00,0x00,0x01,0xE0,0x00,0x03,0xCF,0x00, +0x00,0x3E,0x7C,0x00,0x01,0xE1,0xE0,0x00,0x1F,0x0F, +0x80,0x01,0xF0,0x3F,0x00,0x1F,0x80,0xFE,0x03,0xF8, +0x03,0xFF,0xFF,0x80,0x0F,0xFF,0xF8,0x00,0x3F,0xFF, +0x00,0x00,0x3F,0xE0,0x00,0x0D,0x40,0x80,0x40,0xFF, +0xFF,0x80,0x1F,0xFF,0xFC,0x03,0xFF,0xFF,0xE0,0x7F, +0xFF,0xFE,0x0F,0x00,0x0F,0xE1,0xE0,0x00,0x7C,0x3C, +0x00,0x07,0xC7,0x80,0x00,0x78,0xF0,0x00,0x0F,0xA3, +0xC0,0x00,0x1E,0xDF,0x00,0x00,0x3E,0x7C,0x00,0x00, +0xF8,0xF0,0x00,0x07,0x9E,0x00,0x01,0xF3,0xC0,0x00, +0x3C,0x78,0x00,0x0F,0x8F,0x00,0x03,0xE1,0xE0,0x03, +0xFC,0x3F,0xFF,0xFF,0x07,0xFF,0xFF,0xC0,0xFF,0xFF, +0xE0,0x1F,0xFF,0xE0,0x00,0x0B,0xC0,0x80,0x3B,0x5F, +0xFF,0xFF,0xB7,0xC0,0x00,0x04,0x78,0x00,0x00,0xAF, +0xFF,0xFF,0x9B,0xE0,0x00,0x02,0xBC,0x00,0x00,0x57, +0xFF,0xFF,0xF0,0x0A,0xC0,0x80,0x37,0x5F,0xFF,0xFF, +0xDF,0x00,0x00,0x47,0x80,0x00,0x2B,0xFF,0xFF,0x1B, +0xE0,0x00,0x0D,0xF0,0x00,0x03,0xC0,0x00,0x00,0x0E, +0xC0,0x40,0x44,0x00,0x1F,0xF0,0x00,0x03,0xFF,0xF8, +0x00,0x3F,0xFF,0xF0,0x01,0xFF,0xFF,0xE0,0x0F,0xF0, +0x1F,0xC0,0x7E,0x00,0x1F,0x81,0xF0,0x00,0x1E,0x0F, +0x80,0x00,0x7C,0x3C,0x00,0x00,0xF1,0xE0,0x00,0x03, +0xF0,0xF0,0x00,0x00,0x0A,0xF0,0x00,0x00,0x05,0x78, +0x00,0x7F,0xFD,0xF0,0x00,0x00,0xF8,0x78,0x00,0x00, +0x79,0xF0,0x00,0x01,0xE3,0xE0,0x00,0x07,0x87,0xC0, +0x00,0x3E,0x1F,0x80,0x01,0xF8,0x3F,0xC0,0x3F,0xE0, +0x7F,0xFF,0xFE,0x00,0x7F,0xFF,0xF0,0x00,0x7F,0xFF, +0x00,0x00,0x3F,0xC0,0x00,0x0C,0x40,0x80,0x41,0xBE, +0x00,0x01,0xF9,0xE0,0x00,0x1F,0x5F,0xFF,0xFF,0xFB, +0xE0,0x00,0x1F,0xBE,0x00,0x01,0xEF,0x00,0x00,0xF0, +0x02,0x40,0x80,0x19,0xBF,0xBF,0xBF,0xBF,0x5E,0x08, +0xC0,0x20,0x2D,0xA0,0x00,0xFD,0x00,0x07,0xE8,0x00, +0x3C,0x00,0x0F,0x9F,0x00,0x7B,0xE0,0x1E,0xF8,0x0F, +0x1F,0x07,0xC7,0xFF,0xF0,0xFF,0xF8,0x1F,0xFC,0x01, +0xFC,0x00,0x0D,0x40,0x80,0x3A,0xF0,0x00,0x1F,0x9E, +0x00,0x07,0xE3,0xC0,0x01,0xF8,0x78,0x00,0x7E,0x0F, +0x00,0x1F,0x81,0xE0,0x07,0xE0,0x3C,0x01,0xF8,0x07, +0x80,0x7E,0x00,0xF0,0x1F,0x80,0x1E,0x07,0xE0,0x03, +0xC1,0xF8,0x00,0x78,0x7E,0x00,0x0F,0x1F,0x80,0x01, +0xE7,0xE0,0x00,0x3D,0xFC,0x00,0x07,0xFF,0xC0,0x00, +0xFF,0xFC,0x00,0x1F,0xE7,0xC0,0x03,0xF8,0x7C,0x00, +0x7E,0x07,0x80,0x0F,0x80,0xF8,0x01,0xE0,0x0F,0x80, +0x3C,0x00,0xF8,0x07,0x80,0x0F,0x00,0xF0,0x01,0xF0, +0x1E,0x00,0x1F,0x03,0xC0,0x01,0xF0,0x8F,0x00,0x03, +0xE1,0xE0,0x00,0x3E,0x3C,0x00,0x03,0xE7,0x80,0x00, +0x3E,0x09,0xC0,0x80,0x31,0xBE,0x00,0x03,0x7C,0x00, +0x06,0xF8,0x00,0x0D,0xF0,0x00,0x15,0xFF,0xFF,0xC0, +0x0E,0xC0,0x80,0x4B,0x1F,0xC0,0x00,0x7F,0xAF,0xF0, +0x00,0x7F,0xCF,0xBC,0x00,0x7B,0xEB,0xCF,0x00,0x79, +0xF3,0xE3,0xC0,0x78,0xF7,0x8F,0x83,0xE3,0xE7,0xC3, +0xC1,0xE1,0xF3,0xE0,0xF1,0xE0,0xF7,0x83,0xEF,0x83, +0xE7,0xC0,0xF7,0x81,0xEF,0x01,0xFE,0x07,0xCF,0x80, +0xFE,0x03,0xDE,0x01,0xF0,0x0F,0x0C,0x40,0x80,0x41, +0x1F,0x00,0x01,0xF1,0xF8,0x00,0x1E,0xFE,0x00,0x0F, +0x8F,0xF0,0x00,0xF7,0xFC,0x00,0x7B,0xDF,0x00,0x3D, +0xE7,0x80,0x1E,0xF3,0xE0,0x0F,0x78,0xF0,0x07,0xBC, +0x3C,0x03,0xDE,0x1F,0x01,0xEF,0x07,0x80,0xF7,0x83, +0xE0,0x7B,0xC0,0xF8,0x3D,0xE0,0x3C,0x1E,0xF0,0x1F, +0x0F,0x78,0x07,0x87,0xBC,0x01,0xE3,0xDE,0x00,0xF9, +0xEF,0x00,0x3C,0xF7,0x80,0x1F,0x7B,0xC0,0x07,0xFE, +0x3C,0x00,0x3F,0xDE,0x00,0x0F,0xF1,0xE0,0x00,0x7F, +0x1E,0x00,0x03,0xE0,0x0F,0x40,0x40,0x44,0x00,0x1F, +0xE0,0x00,0x01,0xFF,0xF8,0x00,0x0F,0xFF,0xFC,0x00, +0x3F,0xFF,0xFC,0x00,0xFF,0x03,0xFC,0x03,0xF0,0x00, +0xFC,0x0F,0xC0,0x00,0xF8,0x1F,0x00,0x00,0xF8,0x7C, +0x00,0x00,0xF2,0x1E,0x00,0x00,0x1E,0x7C,0x00,0x00, +0x3D,0xBE,0x00,0x00,0x07,0xBC,0x00,0x00,0x0F,0x7C, +0x00,0x00,0x3F,0x0F,0x00,0x00,0x0F,0x1F,0x00,0x00, +0x3E,0x1F,0x00,0x00,0xF8,0x1F,0x00,0x03,0xE0,0x3F, +0x00,0x0F,0xC0,0x3F,0x80,0x7F,0x00,0x3F,0xFF,0xFC, +0x00,0x3F,0xFF,0xF0,0x00,0x1F,0xFF,0x80,0x00,0x07, +0xF8,0x00,0x0B,0xC0,0x80,0x3A,0xFF,0xFF,0x80,0xFF, +0xFF,0xE0,0xFF,0xFF,0xF0,0xFF,0xFF,0xF8,0xF0,0x00, +0xFC,0xF0,0x00,0x3C,0xF0,0x00,0x3F,0x7E,0x00,0x03, +0xDE,0x00,0x07,0xDE,0x00,0x0F,0x9E,0x00,0x1F,0x9F, +0xFF,0xFF,0x1F,0xFF,0xFE,0x1F,0xFF,0xFC,0x1F,0xFF, +0xE0,0x37,0xC0,0x00,0x06,0x78,0x00,0x00,0x0F,0x44, +0x5F,0x44,0x00,0x1F,0xE0,0x00,0x01,0xFF,0xF0,0x00, +0x0F,0xFF,0xF8,0x00,0x3F,0xFF,0xF8,0x00,0xFE,0x03, +0xF8,0x03,0xF0,0x01,0xF8,0x0F,0xC0,0x01,0xF8,0x1F, +0x00,0x01,0xF0,0x7C,0x00,0x01,0xF2,0x1E,0x00,0x00, +0x3C,0x7C,0x00,0x00,0x7D,0xBE,0x00,0x00,0x0F,0x3C, +0x00,0x00,0x1E,0x7C,0x00,0x00,0x79,0x0F,0x00,0x00, +0x1E,0x1F,0x00,0x70,0x78,0x1F,0x00,0xF9,0xF0,0x3F, +0x01,0xFF,0xC0,0x3F,0x00,0xFF,0x80,0x3F,0x80,0xFE, +0x00,0x3F,0xFF,0xFE,0x00,0x3F,0xFF,0xFE,0x00,0x1F, +0xFF,0xFF,0x00,0x07,0xF8,0x7F,0x00,0x00,0x00,0x3C, +0x00,0x00,0x00,0x18,0x0D,0x40,0x80,0x40,0xFF,0xFF, +0xC0,0x1F,0xFF,0xFE,0x04,0x7F,0xFF,0xFE,0x0F,0x00, +0x07,0xE1,0xE0,0x00,0x3C,0x3C,0x00,0x07,0xCA,0xF0, +0x00,0x0F,0x1E,0x00,0x03,0xE3,0xC0,0x00,0xF8,0x78, +0x00,0x3F,0x0F,0xFF,0xFF,0xC1,0xFF,0xFF,0xF0,0x3F, +0xFF,0xFC,0x07,0xFF,0xFE,0x00,0xF0,0x0F,0x00,0x1E, +0x00,0xF8,0x03,0xC0,0x0F,0x80,0x78,0x00,0xF0,0x0F, +0x00,0x1F,0x01,0xE0,0x01,0xF0,0x3C,0x00,0x1E,0x07, +0x80,0x03,0xE0,0xF0,0x00,0x3E,0x1E,0x00,0x03,0xC3, +0xC0,0x00,0x7C,0x78,0x00,0x07,0x8F,0x00,0x00,0x79, +0xE0,0x00,0x0F,0x80,0x0C,0xC0,0x40,0x3A,0x00,0xFF, +0x00,0x01,0xFF,0xF8,0x00,0xFF,0xFF,0x80,0x7F,0xFF, +0xF0,0x3F,0x80,0xFE,0x0F,0x80,0x0F,0x87,0xC0,0x01, +0xF4,0x3C,0x00,0x07,0x8F,0x00,0x00,0x03,0xE0,0x00, +0x00,0x7C,0x00,0x00,0x1F,0xC0,0x00,0x03,0xFF,0x00, +0x00,0x7F,0xFC,0x00,0x07,0xFF,0xE0,0x00,0x3F,0xFE, +0x00,0x00,0xFF,0xC0,0x00,0x03,0xF8,0x00,0x00,0x3E, +0x00,0x00,0x07,0xE3,0xC0,0x00,0x1E,0xF8,0x00,0x07, +0x9E,0x00,0x01,0xE7,0xC0,0x00,0xF9,0xF8,0x00,0x7C, +0x3F,0x80,0x7F,0x07,0xFF,0xFF,0x80,0xFF,0xFF,0xC0, +0x0F,0xFF,0xC0,0x00,0x7F,0x80,0x00,0x0C,0x40,0x20, +0x35,0x5F,0xFF,0xFF,0xFA,0x00,0x78,0x01,0xA0,0x07, +0x80,0x1A,0x00,0x78,0x01,0xA0,0x07,0x80,0x00,0x0C, +0x40,0x80,0x41,0xBE,0x00,0x01,0xFB,0xE0,0x00,0x1F, +0xBE,0x00,0x01,0xF1,0xE0,0x00,0x1E,0xF8,0x00,0x1F, +0x3C,0x00,0x0F,0x1F,0x00,0x0F,0x8F,0xC0,0x0F,0xC3, +0xF0,0x1F,0xC0,0xFF,0xFF,0xC0,0x3F,0xFF,0xC0,0x0F, +0xFF,0xC0,0x00,0xFF,0x00,0x0E,0xC0,0x00,0x3A,0xF0, +0x00,0x00,0x7B,0xE0,0x00,0x03,0xF0,0xF0,0x00,0x01, +0xE3,0xE0,0x00,0x0F,0xA0,0xF0,0x00,0x07,0x83,0xE0, +0x00,0x3E,0x07,0x80,0x00,0xF0,0x1F,0x00,0x07,0xC4, +0x07,0x80,0x03,0xC0,0x1F,0x00,0x1F,0x08,0x07,0x80, +0x0F,0x00,0x1F,0x00,0x7C,0x00,0x3C,0x01,0xE0,0x00, +0xF8,0x0F,0x81,0x00,0x3C,0x07,0x80,0x00,0xF8,0x3E, +0x02,0x00,0x3C,0x1E,0x00,0x00,0xF8,0xF8,0x00,0x01, +0xE3,0xC0,0x00,0x07,0xDF,0x00,0x40,0x01,0xEF,0x00, +0x00,0x07,0xFC,0x00,0x90,0x01,0xFC,0x00,0x00,0x15, +0xC0,0x20,0x59,0x1E,0x00,0x07,0xF0,0x00,0x3C,0xF0, +0x00,0x7F,0x00,0x07,0x8F,0x00,0x0F,0xF0,0x00,0x7A, +0x1E,0x00,0x1E,0xF0,0x00,0xF0,0xF0,0x01,0xEF,0x00, +0x1E,0x41,0xE0,0x07,0x8F,0x00,0x3C,0x0E,0x00,0x78, +0xF0,0x03,0xC0,0xF0,0x0F,0x8F,0x80,0x78,0x81,0xE0, +0x1E,0x0F,0x00,0xF0,0x0E,0x01,0xE0,0xF0,0x0E,0x00, +0xE0,0x3C,0x07,0x80,0xE1,0x01,0xE0,0x78,0x0F,0x03, +0xC0,0x0E,0x0F,0x80,0x78,0x38,0x00,0xE0,0xF0,0x07, +0x83,0x82,0x01,0xE1,0xE0,0x0F,0x0F,0x04,0x01,0xC7, +0x80,0x0F,0x1C,0x00,0x1E,0x78,0x00,0xF3,0xC0,0x01, +0xEF,0x00,0x07,0xBC,0x08,0x01,0xDE,0x00,0x0F,0x70, +0x00,0x1F,0xE0,0x00,0xFF,0x01,0x20,0x1F,0x80,0x00, +0xFC,0x00,0x01,0xF0,0x00,0x07,0xC0,0x00,0x0E,0xC0, +0x00,0x3A,0x3E,0x00,0x03,0xE0,0x7C,0x00,0x1F,0x00, +0xF0,0x00,0x78,0x03,0xE0,0x03,0xE0,0x07,0xC0,0x1F, +0x00,0x0F,0x00,0xF8,0x00,0x1E,0x03,0xC0,0x00,0x7C, +0x1F,0x00,0x00,0xF8,0xF8,0x00,0x01,0xE3,0xC0,0x00, +0x07,0xDF,0x00,0x00,0x0F,0xF8,0x01,0x00,0x03,0xF8, +0x00,0x00,0x07,0xC0,0x00,0x00,0x3F,0x00,0x00,0x00, +0xFE,0x00,0x00,0x07,0xFC,0x00,0x00,0x3E,0xF8,0x00, +0x00,0xF1,0xE0,0x00,0x07,0xC7,0xC0,0x00,0x3E,0x0F, +0x80,0x00,0xF0,0x1E,0x00,0x07,0xC0,0x7C,0x00,0x3E, +0x00,0xF8,0x00,0xF0,0x01,0xE0,0x07,0xC0,0x03,0xC0, +0x3E,0x00,0x0F,0x81,0xF0,0x00,0x1F,0x07,0x80,0x00, +0x3C,0x3E,0x00,0x00,0xF9,0xF0,0x00,0x01,0xF0,0x0E, +0x40,0x00,0x38,0xF8,0x00,0x01,0xF3,0xE0,0x00,0x1F, +0x0F,0x00,0x00,0xF0,0x7C,0x00,0x0F,0x81,0xE0,0x00, +0xF8,0x07,0x80,0x07,0x80,0x3E,0x00,0x7C,0x00,0xF0, +0x03,0xC0,0x03,0xC0,0x3C,0x00,0x1F,0x03,0xE0,0x00, +0x78,0x1E,0x00,0x03,0xE1,0xF0,0x00,0x0F,0x9F,0x00, +0x00,0x3C,0xF0,0x00,0x01,0xFF,0x80,0x00,0x07,0xF8, +0x01,0x00,0x03,0xF0,0x01,0xA0,0x01,0xE0,0x01,0xA0, +0x01,0xE0,0x00,0x0C,0xC0,0x20,0x37,0x47,0xFF,0xFF, +0xE0,0x00,0x00,0xF8,0x00,0x00,0x7C,0x00,0x00,0x3E, +0x00,0x00,0x1F,0x00,0x00,0x07,0x80,0x00,0x03,0xE0, +0x00,0x01,0xF0,0x00,0x00,0xF8,0x00,0x00,0x7C,0x00, +0x00,0x1E,0x00,0x00,0x0F,0x80,0x00,0x07,0xC0,0x00, +0x03,0xE0,0x00,0x01,0xF0,0x00,0x80,0x1F,0x00,0x00, +0x0F,0x80,0x00,0x07,0xC0,0x00,0x03,0xE0,0x00,0x10, +0x3E,0x00,0x00,0x1F,0x00,0x00,0x0F,0x80,0x00,0x07, +0xC0,0x00,0x02,0xBF,0xFF,0xFF,0xE0,0x04,0x52,0x7B, +0x99,0x5F,0xFB,0xE1,0xBE,0x1B,0xE1,0xBE,0x17,0xE1, +0x5F,0xE0,0x06,0x40,0x20,0x19,0x1C,0x01,0x2E,0x00, +0x78,0x09,0x38,0x09,0x1C,0x00,0xF0,0x48,0x70,0x50, +0x38,0x48,0x1C,0x00,0xF2,0x40,0x72,0x40,0x38,0x01, +0xE0,0x07,0x04,0x52,0x3B,0x99,0x5F,0xFA,0x1F,0xA1, +0xFA,0x1F,0xA1,0xF6,0x1F,0x5F,0xE0,0x08,0xA2,0x27, +0xA6,0x01,0xC0,0x48,0x1F,0x02,0x01,0xDC,0x00,0xF7, +0x80,0x38,0xE0,0x1E,0x38,0x07,0x8F,0x01,0xC1,0xC4, +0x1E,0x0F,0x25,0xE0,0x3C,0xF0,0x07,0x80,0x0C,0x89, +0xFB,0xB1,0x5F,0xFF,0xFF,0xF0,0x04,0x0C,0x4D,0x1E, +0xF8,0x3E,0x0F,0x03,0xC0,0xE0,0x38,0x0A,0x30,0x40, +0x30,0x01,0xFC,0x00,0x7F,0xFC,0x07,0xFF,0xF0,0x7F, +0xFF,0x83,0xE0,0x7E,0x3E,0x01,0xF1,0xF0,0x07,0x83, +0x00,0x3C,0x00,0x01,0xE0,0x00,0x3F,0x00,0x7F,0xF8, +0x1F,0xFF,0xC3,0xFF,0xFE,0x3F,0xFC,0xF1,0xF8,0x07, +0x9F,0x00,0x3C,0xF0,0x01,0xE7,0x80,0x1F,0x3C,0x01, +0xF9,0xF8,0x3F,0xC7,0xFF,0xFE,0x3F,0xFE,0xF0,0xFF, +0xE7,0xC1,0xFC,0x1E,0x0A,0x40,0x60,0x33,0xBE,0x00, +0x00,0xF0,0x00,0x07,0x87,0xC0,0x3C,0xFF,0x81,0xEF, +0xFF,0x0F,0xFF,0xFC,0x7F,0x87,0xE3,0xF0,0x0F,0xA3, +0xE0,0x07,0xB7,0xC0,0x03,0xDE,0x00,0x1F,0x1F,0x00, +0x3C,0xFC,0x03,0xE7,0xF8,0x7E,0x3F,0xFF,0xE1,0xEF, +0xFE,0x0F,0x3F,0xE0,0x78,0x7C,0x00,0x0A,0x30,0x40, +0x2C,0x01,0xF8,0x00,0x3F,0xF8,0x07,0xFF,0xE0,0x7F, +0xFF,0x83,0xF0,0xFC,0x3E,0x01,0xF1,0xE0,0x0F,0x8F, +0x00,0x31,0xBE,0x00,0x00,0xF0,0x00,0xC7,0xC0,0x07, +0x9E,0x00,0x7C,0xF8,0x07,0xC3,0xF0,0x7E,0x1F,0xFF, +0xE0,0x7F,0xFE,0x00,0xFF,0xE0,0x01,0xFC,0x00,0x0A, +0x40,0x40,0x31,0xA0,0x00,0x1E,0x00,0x00,0xF0,0x0F, +0x87,0x81,0xFF,0x3C,0x3F,0xFD,0xE3,0xFF,0xFF,0x1F, +0x87,0xF9,0xF0,0x0F,0xE1,0xE0,0x07,0xF7,0xC0,0x03, +0xDE,0x00,0x1F,0x0F,0x00,0x3E,0x7C,0x03,0xF1,0xF8, +0x7F,0x87,0xFF,0xFC,0x3F,0xFD,0xE0,0x7F,0xCF,0x00, +0xF8,0x78,0x0A,0x30,0x40,0x30,0x01,0xF8,0x00,0x3F, +0xF0,0x07,0xFF,0xE0,0x3F,0xFF,0x83,0xE0,0x7C,0x3E, +0x01,0xF1,0xE0,0x07,0x8E,0x00,0x1C,0xF0,0x00,0xFA, +0xFF,0xFF,0xF9,0xF0,0x00,0x07,0xC0,0x06,0x1E,0x00, +0x7C,0xF8,0x07,0xC3,0xF0,0x7E,0x1F,0xFF,0xE0,0x7F, +0xFE,0x00,0xFF,0xE0,0x01,0xFC,0x00,0x06,0xC0,0x20, +0x1A,0x03,0xF8,0x1F,0xE0,0xFF,0x87,0xFE,0x1F,0x05, +0x0F,0x02,0xBF,0xF9,0xA3,0xC0,0xD1,0xE0,0x58,0xF0, +0x00,0x0A,0x42,0x5B,0xB2,0x03,0xF0,0x00,0x3F,0xE7, +0x87,0xFF,0xFC,0x7F,0xFF,0xE3,0xF0,0xFF,0x3E,0x01, +0xFC,0x3C,0x00,0xFE,0xF8,0x00,0x7B,0xC0,0x03,0xE1, +0xE0,0x07,0xCF,0x80,0x7E,0x3F,0x0F,0xF8,0x1F,0xFF, +0xF0,0x7F,0xE7,0x80,0xFE,0x3C,0x00,0x01,0xE6,0x00, +0x0F,0x3C,0x00,0xF1,0xF0,0x0F,0x87,0xC0,0xFC,0x3F, +0xFF,0xC0,0xFF,0xFC,0x03,0xFF,0xC0,0x07,0xF8,0x00, +0x09,0x40,0x60,0x31,0xBE,0x00,0x03,0xC0,0x00,0x78, +0x7C,0x0F,0x3F,0xE1,0xEF,0xFE,0x3F,0xFF,0xE7,0xF0, +0x7C,0xFC,0x07,0xE3,0xE0,0x0F,0xDF,0x00,0x3F,0x7C, +0x00,0xF8,0xF0,0x03,0xC0,0x02,0x40,0x60,0x15,0x5F, +0x61,0xBF,0xBF,0xBF,0x1E,0x04,0xD3,0xDB,0x95,0x40, +0xFB,0x00,0x68,0x3F,0x41,0xFA,0x0F,0xC0,0x78,0x3E, +0x7F,0x3F,0xCF,0xE3,0xF0,0x09,0xC0,0x60,0x2D,0xBE, +0x00,0x02,0x3C,0x00,0x03,0xC0,0x3E,0x3C,0x07,0xC3, +0xC0,0xF8,0x3C,0x1F,0x03,0xC3,0xE0,0x3C,0x7C,0x03, +0xCF,0x80,0x3D,0xF0,0x03,0xFE,0x00,0x3F,0xF0,0x03, +0xFF,0x80,0x3F,0x78,0x03,0xE7,0xC0,0x3C,0x3E,0x03, +0xC1,0xE0,0x3C,0x1F,0x03,0xC0,0xF8,0x3C,0x07,0x83, +0xC0,0x7C,0x3C,0x03,0xE3,0xC0,0x1E,0x3C,0x01,0xF3, +0xC0,0x0F,0x80,0x02,0x40,0x60,0x15,0xBF,0xBF,0xBF, +0xBF,0x5E,0x10,0x30,0x60,0x4C,0x00,0xFC,0x03,0xF0, +0x79,0xFF,0x07,0xFE,0x3D,0xFF,0xC7,0xFF,0x9E,0xFF, +0xF7,0xFF,0xCF,0xE0,0xFF,0x83,0xF7,0xE0,0x3F,0x80, +0xFB,0xE0,0x0F,0x80,0x3D,0xF0,0x07,0x80,0x1F,0xBE, +0x00,0x78,0x01,0xFB,0xE0,0x07,0x80,0x1F,0x1E,0x00, +0x78,0x01,0xE0,0x09,0x30,0x60,0x30,0x00,0xFC,0x1E, +0x7F,0xC3,0xDF,0xFC,0x7F,0xFF,0xCF,0xE0,0xF9,0xF8, +0x0F,0xC7,0xC0,0x1F,0xBE,0x00,0x7E,0xF8,0x01,0xF1, +0xE0,0x07,0x80,0x0A,0x30,0x40,0x30,0x01,0xF8,0x00, +0x3F,0xF0,0x07,0xFF,0xE0,0x7F,0xFF,0x83,0xF0,0xFC, +0x3E,0x01,0xF1,0xE0,0x07,0x9F,0x00,0x3D,0xBE,0x00, +0x1E,0xF0,0x00,0xF7,0xC0,0x0F,0x9E,0x00,0x78,0xF8, +0x07,0xC3,0xF0,0xFC,0x1F,0xFF,0xE0,0x7F,0xFE,0x00, +0xFF,0xC0,0x01,0xF8,0x00,0x0A,0x42,0x7B,0xB2,0x00, +0xF8,0x07,0x9F,0xF8,0x3D,0xFF,0xE1,0xEF,0xFF,0x8F, +0xF0,0xFC,0x7E,0x01,0xF3,0xF0,0x07,0x9F,0x00,0x3C, +0xF8,0x00,0xFD,0xF0,0x00,0xF8,0xF8,0x01,0xE7,0xE0, +0x1F,0x3F,0xC3,0xF1,0xFF,0xFF,0x0F,0x7F,0xF0,0x79, +0xFF,0x03,0xC7,0xE0,0x37,0xC0,0x00,0x23,0xC0,0x00, +0x00,0x0A,0x42,0x5B,0xB2,0x01,0xF0,0x00,0x7F,0xE7, +0x87,0xFF,0xBC,0x7F,0xFD,0xE3,0xF0,0xFF,0x3E,0x01, +0xF9,0xE0,0x0F,0xCF,0x00,0x3E,0xF0,0x01,0xFD,0xF0, +0x00,0xF8,0x78,0x01,0xF3,0xE0,0x1F,0x8F,0xC3,0xFC, +0x3F,0xFF,0xE0,0xFF,0xEF,0x03,0xFE,0x78,0x07,0xC3, +0xF4,0x00,0x03,0xE0,0x00,0x03,0xC0,0x06,0xB0,0x60, +0x1E,0x03,0xE3,0x9F,0xEE,0xFF,0xBF,0xFC,0xFE,0x34, +0x7C,0x03,0x7C,0x01,0xBE,0x00,0x9F,0x00,0x00,0x09, +0x30,0x40,0x2C,0x03,0xF0,0x01,0xFF,0x80,0x7F,0xFC, +0x1F,0xFF,0x87,0xC1,0xF8,0xF0,0x1F,0x1E,0x01,0x83, +0xC0,0x00,0x7E,0x00,0x07,0xF8,0x00,0xFF,0xE0,0x0F, +0xFF,0x00,0x7F,0xF0,0x03,0xFF,0x00,0x07,0xF0,0x00, +0x3E,0x30,0x03,0xDE,0x00,0x7B,0xE0,0x1F,0x3E,0x07, +0xC7,0xFF,0xF8,0x7F,0xFE,0x07,0xFF,0x80,0x3F,0xC0, +0x05,0xBE,0x20,0x18,0x02,0x00,0xE1,0x83,0xC2,0xBF, +0xF6,0x8F,0x0D,0x1E,0x01,0xE1,0x03,0xF8,0x1F,0xC0, +0xFC,0x09,0x2E,0x60,0x31,0xBE,0x00,0x7E,0xF8,0x01, +0xF1,0xE0,0x07,0xBC,0x01,0xF7,0xC0,0x7E,0xFC,0x1F, +0xE1,0xFF,0xEF,0x1F,0xF9,0xE0,0xFC,0x3C,0x0A,0xAE, +0x20,0x2E,0xF0,0x00,0x7C,0xBC,0x00,0x7A,0x4F,0x00, +0x79,0x03,0xC0,0x78,0x90,0xF0,0x78,0x48,0x3C,0x78, +0x24,0x0F,0x78,0x10,0x03,0xF8,0x09,0x00,0xF8,0x00, +0x10,0xAE,0x00,0x43,0x1E,0x00,0x7C,0x00,0xF7,0x80, +0x1F,0x00,0x7E,0x1E,0x01,0xFC,0x03,0xC7,0x80,0x77, +0x01,0xF0,0xF0,0x1D,0xE0,0x78,0x3C,0x0F,0x78,0x1E, +0x07,0x83,0xDE,0x0F,0x81,0xE0,0xE3,0x83,0xC0,0x78, +0x78,0xF0,0xF1,0x01,0xE3,0xC7,0x8F,0x00,0x78,0xE0, +0xE3,0xC0,0x0E,0x78,0x3D,0xE0,0x03,0xDE,0x0F,0x78, +0x00,0xF7,0x03,0xDE,0x00,0x1D,0xC0,0x77,0x02,0x00, +0xFE,0x03,0xF8,0x12,0x03,0xE0,0x0F,0x80,0x0B,0x2E, +0x00,0x2C,0x7C,0x00,0x78,0x7C,0x01,0xF0,0x7C,0x07, +0xC0,0xF8,0x1F,0x00,0xF8,0x3C,0x00,0xF8,0xF8,0x00, +0xF3,0xE0,0x01,0xFF,0x80,0x01,0xFE,0x00,0x01,0xFC, +0x04,0x00,0x7E,0x00,0x00,0xFE,0x00,0x03,0xFC,0x00, +0x0F,0xFC,0x00,0x1E,0x7C,0x00,0x7C,0x78,0x01,0xF0, +0xF8,0x07,0xC0,0xF8,0x0F,0x00,0xF8,0x3E,0x00,0xF0, +0xF8,0x01,0xF3,0xE0,0x01,0xF0,0x0A,0xC0,0x1B,0xAA, +0xF0,0x00,0x79,0xE0,0x03,0xE7,0x80,0x0F,0x1F,0x00, +0x3C,0x3C,0x01,0xF0,0xF0,0x07,0x81,0xE0,0x1E,0x07, +0x80,0xF8,0x1F,0x03,0xC0,0x3C,0x0F,0x00,0xF0,0x7C, +0x40,0x3C,0x3C,0x00,0xF9,0xF0,0x01,0xE7,0x80,0x07, +0xDE,0x00,0x0F,0x70,0x20,0x07,0xF8,0x10,0x01,0xF8, +0x00,0x03,0xE0,0x20,0x01,0xE0,0x00,0x0F,0x80,0x00, +0x3C,0x00,0x01,0xF0,0x00,0x0F,0x80,0x03,0xFE,0x00, +0x0F,0xF0,0x00,0x1F,0x80,0x00,0x7C,0x00,0x00,0x0A, +0x2E,0x20,0x2D,0x4F,0xFF,0xFC,0x00,0x07,0xC0,0x00, +0x7C,0x00,0x07,0xC0,0x00,0x7C,0x00,0x07,0xE0,0x00, +0x3E,0x00,0x03,0xE0,0x00,0x3E,0x00,0x03,0xE0,0x00, +0x3E,0x00,0x03,0xE0,0x00,0x3E,0x00,0x03,0xF0,0x00, +0x1F,0x00,0x01,0xF0,0x00,0x2B,0xFF,0xFF,0xC0,0x06, +0x52,0x3B,0x9E,0x01,0xF0,0x1F,0x81,0xFC,0x1F,0xE0, +0xF8,0xD0,0xF0,0xA0,0xF0,0x0F,0x00,0xF8,0x1F,0x81, +0x1E,0x00,0xFC,0x01,0xF0,0x40,0xF0,0x68,0x78,0x50, +0x78,0x03,0xE2,0x01,0xFC,0x07,0xE0,0x1F,0x01,0xD2, +0x9B,0x97,0xBF,0x7E,0xFD,0xFB,0xF3,0x80,0x06,0x52, +0x5B,0x9E,0xF8,0x07,0xE0,0x47,0xF0,0x07,0xC3,0x43, +0xC2,0x83,0xC0,0x0F,0x00,0x7C,0x01,0xFC,0x00,0x78, +0x0F,0xC0,0xF8,0x07,0x80,0x7C,0x68,0x78,0x50,0x78, +0x07,0xC2,0x3F,0x81,0xF8,0x0F,0x80,0x0B,0x10,0x45, +0xB4,0x0F,0x80,0x00,0x7F,0xC0,0x09,0xFF,0xE0,0x37, +0xFF,0xE1,0xEF,0x0F,0xFF,0xD8,0x07,0xFF,0x20,0x07, +0xFC,0x00,0x03,0xE0,}; +/* font data size: 4974 bytes */ + +static const unsigned char Arial_32_index[] = { +0x00,0x00,0x01,0x00,0x20,0x01, +0xC0,0x24,0x82,0x8C,0x25,0x61,0x95,0x0C,0xE0,0x71, +0xC3,0xE4,0x20,0xB1,0x10,0x08,0xA4,0x45,0xE2,0x34, +0x12,0x90,0xA2,0x05,0x46,0x2F,0x21,0xA3,0x0E,0x18, +0x78,0x64,0x15,0x22,0x09,0x21,0x49,0xA8,0x4D,0xD2, +0x74,0x94,0x9C,0xA6,0xA5,0x73,0x2D,0xB9,0xA4,0xCD, +0xE2,0x73,0x63,0xCC,0x9F,0xA5,0x00,0xA8,0x1F,0x43, +0xFA,0x26,0x11,0x42,0x8C,0x24,0x97,0xA5,0x09,0x2F, +0x49,0xD2,0x51,0xA2,0x9B,0x15,0xAC,0xB3,0xA5,0xD0, +0xAE,0xDD,0x7C,0xAC,0x43,0x66,0x23,0x4F,0x5B,0x0E, +0xDD,0xB6,0xF5,0x38,0x21,0xC2,0xEE,0x36,0x71,0xF3, +0x92,0x5D,0x18,0xEC,0x17,0x7A,0xBC,0xA9,0xEC,0x2F, +0x79,0x7D,0xF3,0xF8,0x5F,0xD6,0xFF,0xF8,0x21,0xC1, +0x32,0x0F,0xF0,0x9D,0x86,0x8C,0x42,0x62,0x83,0x15, +0x78,0xCA,0x46,0xA6,0x38,0x91,0xE4,0x91,0x94,0x9D, +0xA5,0x93,0x2F,0xB9,0x91,0x4C,0xB2,0x6A,0x60, +}; +/* font index size: 155 bytes */ + +const ILI9341_t3_font_t Arial_32 = { + Arial_32_index, + 0, + Arial_32_data, + 1, + 0, + 32, + 126, + 0, + 0, + 13, + 6, + 6, + 4, + 6, + 6, + 48, + 32 +}; + +static const unsigned char Arial_36_data[] = { +0x00,0x00,0x00,0x1C,0x03,0x48,0x80,0x1D,0xBF,0xD7, +0xE7,0xF5,0xEC,0x7A,0x0E,0xA0,0x2F,0xF0,0x06,0x9A, +0x4B,0xA5,0xBF,0x1F,0xA7,0x87,0x9C,0x1E,0x70,0x30, +0x0D,0x48,0x20,0x38,0x00,0x78,0x0F,0x00,0x0E,0x01, +0xE0,0x03,0xC0,0x3C,0x00,0x78,0x07,0x10,0x01,0xE0, +0x3C,0x00,0x38,0x07,0x88,0x01,0xE0,0x1C,0x00,0x3C, +0x07,0x85,0x7F,0xFF,0xFF,0xE0,0x3C,0x07,0x82,0x00, +0xE0,0x1E,0x00,0x3C,0x03,0x81,0x00,0xF0,0x1E,0x00, +0x1C,0x03,0xC0,0x07,0x80,0x78,0x15,0xFF,0xFF,0xFF, +0x87,0x80,0x78,0x00,0xF0,0x0E,0x01,0x03,0xC0,0x78, +0x00,0x70,0x0F,0x00,0x83,0xC0,0x38,0x00,0x78,0x0F, +0x00,0x41,0xC0,0x3C,0x00,0x0B,0xD4,0x5E,0x39,0x00, +0x07,0x00,0x00,0x1F,0xE0,0x00,0xFF,0xF8,0x01,0xFF, +0xFC,0x03,0xFF,0xFE,0x07,0xE7,0x3F,0x0F,0xC7,0x1F, +0x0F,0x87,0x0F,0x8F,0x07,0x0F,0x8F,0x07,0x07,0x8F, +0x07,0x07,0x21,0xE0,0xE0,0x01,0xF0,0xE0,0x01,0xF8, +0xE0,0x00,0xFE,0xE0,0x00,0x7F,0xE0,0x00,0x3F,0xFE, +0x00,0x0F,0xFF,0x80,0x03,0xFF,0xC0,0x00,0xFF,0xE0, +0x00,0xE7,0xF0,0x00,0xE1,0xF8,0x00,0xE0,0xF8,0x00, +0xE0,0x78,0xC0,0xE0,0x7B,0xC0,0xE0,0x7C,0x7C,0x1C, +0x0F,0x7C,0x1C,0x1F,0x3E,0x1C,0x1F,0x3F,0x1C,0x3E, +0x1F,0x9C,0x7E,0x0F,0xFF,0xFC,0x07,0xFF,0xF8,0x03, +0xFF,0xF0,0x00,0x7F,0x80,0xA0,0x03,0x80,0x00,0x13, +0x48,0x60,0x58,0x07,0xC0,0x00,0x1C,0x00,0x3F,0xE0, +0x00,0x78,0x00,0xFF,0xE0,0x00,0xE0,0x03,0xE3,0xE0, +0x03,0xC0,0x07,0x83,0xC0,0x07,0x00,0x1E,0x03,0xC0, +0x1E,0x00,0x3C,0x07,0x80,0x38,0x00,0x78,0x0F,0x00, +0xF0,0x00,0xF0,0x1E,0x01,0xC0,0x01,0xE0,0x3C,0x07, +0x80,0x04,0x78,0x0F,0x03,0xC0,0x00,0xF0,0x1E,0x0F, +0x00,0x01,0xE0,0x3C,0x1C,0x00,0x01,0xE0,0xF0,0x78, +0x00,0x03,0xE3,0xE0,0xE0,0x00,0x03,0xFF,0x83,0xC0, +0x00,0x03,0xFE,0x07,0x01,0xF0,0x01,0xF0,0x1E,0x0F, +0xF8,0x00,0x00,0x38,0x3F,0xF8,0x00,0x00,0xF0,0xF8, +0xF8,0x00,0x03,0xC1,0xE0,0xF0,0x00,0x07,0x83,0x80, +0xF0,0x00,0x1E,0x0F,0x01,0xE0,0x00,0x38,0x1E,0x03, +0xC0,0x00,0xF0,0x3C,0x03,0x80,0x01,0xC0,0x78,0x07, +0x00,0x07,0x80,0xF0,0x1E,0x00,0x0E,0x01,0xE0,0x3C, +0x00,0x3C,0x03,0xC0,0x78,0x00,0x70,0x03,0x80,0xF0, +0x01,0xE0,0x07,0x83,0xC0,0x07,0x80,0x0F,0x8F,0x80, +0x0F,0x00,0x0F,0xFE,0x00,0x3C,0x00,0x0F,0xF8,0x00, +0x70,0x00,0x07,0xC0,0x0F,0x48,0x40,0x42,0x00,0x3F, +0x80,0x00,0x01,0xFF,0xC0,0x00,0x07,0xFF,0xC0,0x00, +0x1F,0xFF,0xC0,0x00,0x7E,0x0F,0x80,0x00,0xF8,0x0F, +0x80,0x48,0x3C,0x03,0xE0,0x00,0x7C,0x07,0xC0,0x00, +0xF8,0x1F,0x00,0x00,0xF8,0x7C,0x00,0x01,0xF9,0xF8, +0x00,0x01,0xFF,0xE0,0x00,0x01,0xFF,0x00,0x00,0x01, +0xFC,0x00,0x00,0x0F,0xF8,0x00,0x00,0x7F,0xF0,0x00, +0x01,0xFB,0xF0,0x00,0x07,0xE3,0xF0,0x70,0x1F,0x03, +0xF0,0xF8,0x7C,0x03,0xF1,0xE0,0xF8,0x03,0xE7,0xC3, +0xE0,0x07,0xEF,0x87,0xC0,0x07,0xFE,0x0F,0x80,0x07, +0xFC,0x1F,0x00,0x07,0xF0,0x3E,0x00,0x07,0xE0,0x7E, +0x00,0x1F,0xC0,0x7C,0x00,0x7F,0xC0,0xFC,0x01,0xFF, +0xC0,0xFE,0x0F,0xFF,0xC0,0xFF,0xFF,0xCF,0xE0,0xFF, +0xFE,0x0F,0xC0,0xFF,0xF8,0x0F,0x00,0x3F,0x80,0x0C, +0x02,0x9A,0x4B,0x95,0xBF,0x7E,0x1F,0x2E,0x06,0x5C, +0x7B,0x22,0x00,0xF0,0x07,0x00,0x70,0x07,0x80,0x38, +0x03,0xC4,0x07,0x84,0x0F,0x00,0xF8,0x20,0xF0,0x0F, +0x81,0x2F,0x01,0xBF,0x01,0x7F,0x01,0x0F,0x01,0x0F, +0x81,0x07,0x81,0x23,0xC1,0x01,0xE0,0x07,0x80,0x1C, +0x00,0xF0,0x03,0x80,0x0E,0x00,0x78,0x06,0x5C,0x7B, +0x22,0xF0,0x03,0x80,0x1E,0x00,0x78,0x01,0xC0,0x0F, +0x00,0x38,0x01,0xE0,0x07,0x08,0x07,0x89,0x03,0xC0, +0x1F,0x48,0x0F,0x68,0x0F,0xC8,0x0F,0xC8,0x0F,0x00, +0xFA,0x00,0xF0,0x0F,0x90,0x0F,0x10,0x1E,0x00,0xE0, +0x0F,0x00,0x70,0x07,0x80,0x38,0x03,0x80,0x3C,0x00, +0x08,0x1E,0x4A,0xA7,0x20,0x70,0x0C,0x38,0x67,0x9C, +0xF3,0xFF,0xFC,0xFF,0xFC,0x1F,0xF8,0x03,0xE0,0x03, +0xF8,0x01,0xDE,0x01,0xE7,0x81,0xE3,0xC0,0xE0,0xE0, +0x10,0x20,0x0B,0xB0,0x63,0x3B,0xA0,0x07,0x80,0x24, +0x00,0xF0,0x05,0x7F,0xFF,0xFF,0xD0,0x03,0xC0,0x12, +0x00,0x78,0x00,0x02,0x98,0x9C,0x9D,0x7F,0x91,0x8E, +0x73,0xC4,0x00,0x06,0x88,0x45,0xA3,0x5F,0xFF,0x02, +0x8A,0xA0,0x1D,0x7F,0x07,0x48,0x00,0x1C,0x00,0x3E, +0x00,0x0E,0x80,0x07,0x80,0x0E,0x40,0x07,0x90,0x01, +0xC4,0x00,0xF0,0x01,0xC2,0x00,0xF0,0x80,0x38,0x20, +0x1E,0x00,0x38,0x10,0x1E,0x04,0x07,0x01,0x03,0xC0, +0x07,0x00,0x83,0xC0,0x20,0xE0,0x08,0x78,0x00,0xE0, +0x04,0x78,0x00,0x0B,0xC8,0x40,0x38,0x00,0xFE,0x00, +0x03,0xFF,0x80,0x07,0xFF,0xE0,0x0F,0xFF,0xF0,0x1F, +0x81,0xF0,0x3F,0x00,0xF8,0x3E,0x00,0x78,0x3C,0x00, +0x7C,0x7C,0x00,0x3D,0x0F,0x00,0x07,0xDF,0x00,0x07, +0xF7,0xE0,0x00,0x7D,0xFC,0x00,0x0F,0x97,0x80,0x03, +0xE7,0xC0,0x03,0xC3,0xC0,0x07,0xC3,0xE0,0x07,0xC3, +0xF0,0x0F,0x81,0xF8,0x1F,0x00,0xFF,0xFF,0x00,0x7F, +0xFE,0x00,0x3F,0xF8,0x00,0x0F,0xE0,0x00,0x07,0x48, +0xA0,0x38,0x00,0x1C,0x00,0x78,0x01,0xF0,0x07,0xE0, +0x1F,0xC0,0x7F,0x81,0xFF,0x0F,0xFE,0x7F,0xFD,0xFC, +0xFB,0xF1,0xF7,0x83,0xEC,0x07,0xF4,0x01,0xFD,0x00, +0x7F,0x40,0x1F,0x80,0x07,0xC0,0x0C,0x48,0x20,0x38, +0x00,0x7F,0x80,0x00,0xFF,0xF0,0x01,0xFF,0xFE,0x01, +0xFF,0xFF,0x81,0xF8,0x0F,0xE0,0xF8,0x01,0xF4,0x1F, +0x00,0x0F,0x8F,0x00,0x07,0xE1,0xF0,0x00,0x3E,0x40, +0x00,0x07,0xC0,0x00,0x07,0xC0,0x00,0x07,0xE0,0x00, +0x07,0xE0,0x00,0x03,0xE0,0x00,0x03,0xE0,0x00,0x07, +0xE0,0x00,0x07,0xE0,0x00,0x07,0xE0,0x00,0x07,0xE0, +0x00,0x07,0xE0,0x00,0x07,0xE0,0x00,0x07,0xE0,0x00, +0x0F,0xE0,0x00,0x07,0xC0,0x00,0x07,0xC0,0x00,0x07, +0xC0,0x00,0x07,0xE0,0x00,0x03,0xE0,0x00,0x09,0x7F, +0xFF,0xFF,0x7F,0xFF,0xFF,0x80,0x0C,0x48,0x40,0x38, +0x00,0xFE,0x00,0x03,0xFF,0xC0,0x03,0xFF,0xF8,0x03, +0xFF,0xFE,0x03,0xF0,0x3F,0x01,0xF0,0x07,0xC1,0xF0, +0x01,0xE0,0xF8,0x00,0xF8,0x78,0x00,0x7C,0x1C,0x00, +0x3E,0x00,0x00,0x1F,0x00,0x00,0x0F,0x00,0x00,0x0F, +0x80,0x00,0x0F,0xC0,0x00,0x1F,0xC0,0x00,0xFF,0xC0, +0x00,0x7F,0x80,0x00,0x3F,0xF0,0x00,0x1F,0xFE,0x00, +0x00,0x3F,0x80,0x00,0x07,0xC8,0x00,0x00,0x3E,0x00, +0x00,0x0F,0x40,0x00,0x00,0xF9,0xE0,0x00,0x7A,0x3E, +0x00,0x0F,0x8F,0x80,0x0F,0xC7,0xE0,0x0F,0xC1,0xF8, +0x0F,0xC0,0x7F,0xFF,0xC0,0x1F,0xFF,0xC0,0x07,0xFF, +0xC0,0x00,0x7F,0x00,0x00,0x0C,0x48,0x20,0x38,0x00, +0x00,0xF0,0x00,0x00,0xF8,0x00,0x00,0xFC,0x20,0x00, +0x1F,0xC0,0x00,0x1F,0xE1,0x00,0x03,0xFE,0x00,0x03, +0xDF,0x08,0x00,0x79,0xF0,0x00,0x78,0xF8,0x00,0x78, +0x7C,0x00,0x7C,0x3E,0x00,0x3C,0x1F,0x00,0x3C,0x0F, +0x80,0x3E,0x07,0xC0,0x1E,0x03,0xE0,0x1E,0x01,0xF0, +0x1E,0x00,0xF8,0x1F,0x00,0x7C,0x0F,0x00,0x3E,0x0F, +0x00,0x1F,0x0A,0xFF,0xFF,0xFF,0xD0,0x00,0x1F,0x08, +0x00,0x01,0xF0,0x0C,0x48,0x40,0x39,0x41,0xFF,0xFF, +0x90,0x3E,0x00,0x01,0x43,0xC0,0x00,0x03,0xE0,0x00, +0x01,0xE0,0x00,0x00,0xF1,0xFC,0x00,0x7B,0xFF,0x80, +0x3F,0xFF,0xF0,0x3F,0xFF,0xFC,0x1F,0xC0,0x7F,0x0F, +0x80,0x0F,0x87,0x80,0x03,0xE0,0x00,0x01,0xF0,0x00, +0x00,0x7A,0xC0,0x00,0x07,0xDF,0x00,0x03,0xCF,0x80, +0x03,0xE3,0xE0,0x01,0xF1,0xF0,0x01,0xF0,0xFC,0x01, +0xF8,0x3F,0x01,0xF8,0x0F,0xFF,0xF8,0x03,0xFF,0xF8, +0x00,0xFF,0xF8,0x00,0x0F,0xE0,0x00,0x0C,0x48,0x40, +0x38,0x00,0x7F,0x00,0x00,0xFF,0xF0,0x01,0xFF,0xFC, +0x01,0xFF,0xFF,0x01,0xF8,0x1F,0x80,0xF8,0x03,0xE0, +0xF8,0x00,0xF0,0x78,0x00,0x7C,0x7C,0x00,0x3E,0x87, +0x80,0x00,0x07,0xC0,0x00,0x03,0xE0,0xFC,0x01,0xE3, +0xFF,0x80,0xF3,0xFF,0xF0,0x7B,0xFF,0xFC,0x3F,0xE0, +0x7E,0x1F,0xC0,0x0F,0x8F,0xC0,0x07,0xE7,0xE0,0x01, +0xF4,0xFC,0x00,0x0F,0x47,0xC0,0x00,0xFB,0xE0,0x00, +0x78,0xF0,0x00,0x3D,0x0F,0x80,0x07,0xC3,0xE0,0x07, +0xC1,0xF8,0x03,0xE0,0x7E,0x07,0xE0,0x1F,0xFF,0xE0, +0x07,0xFF,0xE0,0x01,0xFF,0xE0,0x00,0x1F,0xC0,0x00, +0x0C,0x48,0x40,0x39,0x3F,0xFF,0xFF,0xEF,0xFF,0xFF, +0xE0,0x00,0x01,0xF0,0x00,0x01,0xF0,0x00,0x01,0xF1, +0x00,0x00,0x3E,0x00,0x00,0x3E,0x08,0x00,0x07,0xC0, +0x80,0x00,0xF8,0x08,0x00,0x1F,0x00,0x80,0x03,0xE0, +0x08,0x00,0x7C,0x00,0x00,0x3C,0x00,0x40,0x07,0xC0, +0x00,0x03,0xC0,0x02,0x00,0x7C,0x00,0x20,0x07,0x80, +0x02,0x40,0xF8,0x00,0x20,0x0F,0x00,0x02,0x41,0xF0, +0x00,0x00,0x0C,0x48,0x40,0x38,0x00,0xFE,0x00,0x01, +0xFF,0xE0,0x03,0xFF,0xF8,0x01,0xFF,0xFE,0x01,0xF8, +0x1F,0x81,0xF0,0x07,0xC0,0xF8,0x01,0xF0,0x78,0x00, +0xF9,0x0F,0x80,0x07,0x83,0xC0,0x03,0xC1,0xE0,0x03, +0xE0,0xF8,0x01,0xF0,0x3E,0x01,0xF0,0x1F,0x83,0xF0, +0x07,0xFF,0xF0,0x00,0xFF,0xE0,0x00,0xFF,0xFC,0x01, +0xFF,0xFF,0x01,0xF8,0x0F,0xC1,0xF8,0x01,0xF0,0xF8, +0x00,0x7C,0xF8,0x00,0x3E,0x7C,0x00,0x0F,0x4F,0xC0, +0x00,0xFB,0xE0,0x00,0x79,0xF0,0x00,0x7C,0x7C,0x00, +0x3E,0x3F,0x00,0x3E,0x0F,0xC0,0x7F,0x03,0xFF,0xFF, +0x00,0xFF,0xFF,0x00,0x3F,0xFE,0x00,0x03,0xFC,0x00, +0x0C,0x48,0x40,0x38,0x00,0xFE,0x00,0x03,0xFF,0xC0, +0x03,0xFF,0xF8,0x03,0xFF,0xFE,0x03,0xF8,0x1F,0x81, +0xF0,0x07,0xC1,0xF0,0x01,0xF0,0xF8,0x00,0x78,0xF8, +0x00,0x3E,0xBF,0x80,0x01,0xE7,0xC0,0x01,0xF9,0xE0, +0x00,0xFC,0xF8,0x00,0xFE,0x7E,0x00,0xFF,0x1F,0x80, +0xFF,0x87,0xFF,0xF7,0xC1,0xFF,0xF3,0xE0,0x7F,0xF1, +0xE0,0x0F,0xE0,0xF4,0x00,0x00,0x0F,0x40,0x00,0x01, +0xF1,0xE0,0x00,0xF0,0xF0,0x00,0xF8,0x7C,0x00,0xF8, +0x1E,0x00,0x7C,0x0F,0xC0,0xFC,0x03,0xFF,0xFC,0x00, +0xFF,0xFC,0x00,0x3F,0xFC,0x00,0x07,0xF0,0x00,0x02, +0xB4,0xA0,0x1D,0x7F,0xD0,0x68,0x20,0x17,0xF0,0x02, +0xC2,0x9C,0x9D,0x7F,0xD0,0x68,0x20,0x17,0xF9,0x18, +0xE7,0x3C,0x40,0x0B,0xB0,0x63,0x3A,0x00,0x00,0x02, +0x00,0x00,0x0E,0x00,0x00,0x7E,0x00,0x01,0xFE,0x00, +0x07,0xFC,0x00,0x3F,0xF0,0x00,0xFF,0xC0,0x03,0xFE, +0x00,0x1F,0xF8,0x00,0x7F,0xE0,0x00,0xFF,0x00,0x01, +0x1F,0x80,0x00,0x1F,0xE0,0x00,0x0F,0xFC,0x00,0x03, +0xFF,0x00,0x00,0x7F,0xC0,0x00,0x1F,0xF8,0x00,0x07, +0xFE,0x00,0x00,0xFF,0x80,0x00,0x3F,0xC0,0x00,0x0F, +0xC0,0x00,0x01,0xC0,0x00,0x00,0x40,0x0B,0x9E,0x65, +0x3B,0x5F,0xFF,0xFF,0xF4,0x00,0x00,0x05,0x7F,0xFF, +0xFF,0x0B,0xB0,0x63,0x3A,0x80,0x00,0x00,0xE0,0x00, +0x00,0xFC,0x00,0x00,0xFF,0x00,0x00,0x7F,0xC0,0x00, +0x1F,0xF8,0x00,0x03,0xFE,0x00,0x00,0xFF,0xC0,0x00, +0x3F,0xF0,0x00,0x07,0xFC,0x00,0x01,0xFF,0x00,0x00, +0x0F,0xC0,0x00,0x3F,0xC0,0x00,0xFF,0x80,0x07,0xFE, +0x00,0x1F,0xF8,0x00,0x7F,0xC0,0x03,0xFF,0x00,0x0F, +0xF8,0x00,0x1F,0xE0,0x00,0x1F,0x80,0x00,0x1C,0x00, +0x00,0x10,0x00,0x00,0x00,0x0B,0xC8,0x40,0x38,0x00, +0xFF,0x00,0x03,0xFF,0xC0,0x0F,0xFF,0xF0,0x1F,0xFF, +0xF8,0x3F,0x81,0xFC,0x3E,0x00,0x7D,0x0F,0x80,0x07, +0xCF,0x00,0x03,0xDF,0x00,0x03,0xCF,0x00,0x03,0xC0, +0x00,0x03,0xC0,0x00,0x07,0xC0,0x00,0x0F,0x80,0x00, +0x1F,0x80,0x00,0x3F,0x00,0x00,0x7E,0x00,0x00,0xFC, +0x00,0x01,0xF8,0x00,0x03,0xF0,0x00,0x03,0xE0,0x00, +0x07,0xC0,0x24,0x00,0xF0,0x00,0x01,0xF0,0x00,0x00, +0xF0,0x05,0x00,0x00,0x00,0xB0,0x07,0xC0,0x00,0x17, +0x5C,0x7B,0x66,0x00,0x00,0x3F,0xF8,0x00,0x00,0x00, +0x03,0xFF,0xFF,0x00,0x00,0x00,0x3F,0xFF,0xFF,0x80, +0x00,0x00,0xFF,0xFF,0xFF,0xC0,0x00,0x07,0xF8,0x00, +0x3F,0xC0,0x00,0x1F,0xC0,0x00,0x1F,0xC0,0x00,0x7E, +0x00,0x00,0x0F,0xC0,0x01,0xF0,0x00,0x00,0x07,0xC0, +0x07,0xC0,0x00,0x00,0x07,0xC0,0x1F,0x00,0x00,0x00, +0x07,0x80,0x3C,0x00,0x7C,0x00,0x07,0x80,0xF0,0x03, +0xFE,0x1E,0x0F,0x01,0xE0,0x1F,0xFF,0x3C,0x0F,0x07, +0x80,0x7F,0xFE,0xF8,0x1E,0x0E,0x01,0xF8,0x1F,0xE0, +0x1C,0x3C,0x07,0xE0,0x1F,0xC0,0x38,0x78,0x0F,0x80, +0x1F,0x80,0x78,0xE0,0x3E,0x00,0x3F,0x00,0xF3,0xC0, +0x78,0x00,0x7E,0x01,0xE7,0x81,0xF0,0x00,0x78,0x03, +0xCF,0x03,0xC0,0x00,0xF0,0x07,0x9C,0x0F,0x80,0x01, +0xE0,0x0F,0x38,0x1F,0x00,0x07,0xC0,0x1C,0x8E,0x07, +0xC0,0x01,0xE0,0x0F,0x1C,0x0F,0x80,0x03,0xC0,0x3C, +0x38,0x1F,0x00,0x0F,0x80,0x78,0x78,0x3E,0x00,0x1F, +0x01,0xE0,0xF0,0x7C,0x00,0x7C,0x07,0xC1,0xE0,0x78, +0x01,0xF8,0x1F,0x03,0xC0,0xF8,0x07,0xF0,0x7C,0x03, +0xC0,0xF8,0x1F,0xF3,0xF0,0x07,0x81,0xFF,0xFF,0xFF, +0xC0,0x0F,0x81,0xFF,0xE7,0xFF,0x00,0x0F,0x01,0xFF, +0x0F,0xFC,0x00,0x1F,0x00,0xFC,0x0F,0xC0,0x3E,0x1F, +0x00,0x00,0x00,0x00,0xF8,0x1F,0x00,0x00,0x00,0x03, +0xE0,0x1F,0x00,0x00,0x00,0x0F,0x80,0x3F,0x80,0x00, +0x00,0x7E,0x00,0x1F,0xC0,0x00,0x01,0xF8,0x00,0x1F, +0xF0,0x00,0x1F,0xE0,0x00,0x1F,0xFF,0xFF,0xFF,0x80, +0x00,0x0F,0xFF,0xFF,0xFC,0x00,0x00,0x03,0xFF,0xFF, +0xC0,0x00,0x00,0x00,0x7F,0xF8,0x00,0x00,0x10,0xC8, +0x00,0x43,0x00,0x00,0xFC,0x00,0x00,0x00,0x3F,0x80, +0x00,0x00,0x1F,0xE0,0x00,0x00,0x07,0xFC,0x00,0x00, +0x01,0xEF,0x00,0x00,0x00,0xF3,0xC0,0x00,0x00,0x3C, +0xF8,0x00,0x00,0x1F,0x1E,0x00,0x00,0x07,0xC7,0xC0, +0x00,0x01,0xE1,0xF0,0x00,0x00,0xF8,0x3C,0x00,0x00, +0x3C,0x0F,0x80,0x00,0x1F,0x01,0xE0,0x00,0x07,0xC0, +0x7C,0x00,0x01,0xE0,0x1F,0x00,0x00,0xF8,0x03,0xC0, +0x00,0x3E,0x00,0xF8,0x00,0x0F,0x00,0x3E,0x00,0x07, +0xC0,0x07,0xC0,0x01,0xE0,0x01,0xF0,0x24,0x1F,0xFF, +0xFF,0xC0,0x0F,0xFF,0xFF,0xF8,0x03,0xE0,0x00,0x3E, +0x00,0xF0,0x00,0x0F,0xC4,0x0F,0x80,0x00,0x3E,0x20, +0xF8,0x00,0x00,0xF8,0x3E,0x00,0x00,0x3F,0x43,0xE0, +0x00,0x00,0xF9,0xF8,0x00,0x00,0x3F,0x7C,0x00,0x00, +0x07,0xC0,0x0D,0xC8,0x80,0x42,0xFF,0xFF,0xC0,0x0F, +0xFF,0xFF,0x00,0xFF,0xFF,0xFC,0x0F,0xFF,0xFF,0xE0, +0xF0,0x00,0xFF,0x0F,0x00,0x03,0xF0,0xF0,0x00,0x1F, +0x97,0xE0,0x00,0x1F,0x1E,0x00,0x01,0xE1,0xE0,0x00, +0x3E,0x1E,0x00,0x0F,0xC1,0xFF,0xFF,0xF8,0x1F,0xFF, +0xFE,0x01,0xFF,0xFF,0xF8,0x1F,0xFF,0xFF,0xC1,0xE0, +0x01,0xFF,0x1E,0x00,0x03,0xF1,0xE0,0x00,0x1F,0xA3, +0xC0,0x00,0x1F,0x4F,0x80,0x00,0x1F,0x78,0x00,0x03, +0xF7,0x80,0x00,0x3E,0x78,0x00,0x07,0xE7,0x80,0x00, +0xFC,0x78,0x00,0x3F,0xC7,0xFF,0xFF,0xF8,0x7F,0xFF, +0xFF,0x07,0xFF,0xFF,0xE0,0x7F,0xFF,0xE0,0x00,0x10, +0x48,0x40,0x48,0x00,0x07,0xFC,0x00,0x00,0x1F,0xFF, +0xC0,0x00,0x3F,0xFF,0xF0,0x00,0x3F,0xFF,0xFE,0x00, +0x7F,0x80,0x7F,0x80,0x7F,0x00,0x0F,0xC0,0x3F,0x00, +0x03,0xF0,0x3F,0x00,0x00,0xFC,0x3F,0x00,0x00,0x3E, +0x1F,0x00,0x00,0x1F,0x0F,0x80,0x00,0x06,0x29,0xF0, +0x00,0x00,0x00,0xF0,0x00,0x00,0x01,0x3F,0x00,0x00, +0x00,0x07,0x80,0x00,0x00,0x09,0x7C,0x00,0x00,0x00, +0x3E,0x00,0x00,0x0C,0x1F,0x00,0x00,0x07,0xC7,0xC0, +0x00,0x03,0xE3,0xE0,0x00,0x03,0xE0,0xF8,0x00,0x01, +0xF0,0x7E,0x00,0x01,0xF0,0x1F,0x80,0x01,0xF8,0x0F, +0xE0,0x01,0xF8,0x03,0xFC,0x07,0xF8,0x00,0xFF,0xFF, +0xF8,0x00,0x1F,0xFF,0xF8,0x00,0x07,0xFF,0xF0,0x00, +0x00,0x7F,0xC0,0x00,0x0E,0xC8,0x80,0x48,0xFF,0xFF, +0xE0,0x03,0xFF,0xFF,0xE0,0x0F,0xFF,0xFF,0xE0,0x3F, +0xFF,0xFF,0xC0,0xF8,0x00,0xFF,0x83,0xE0,0x00,0x7F, +0x0F,0x80,0x00,0x7E,0x3E,0x00,0x00,0xF8,0xF8,0x00, +0x03,0xF4,0x7C,0x00,0x00,0xFA,0xFE,0x00,0x00,0x3F, +0x3F,0x00,0x00,0x0F,0xCF,0x80,0x00,0x0F,0xC7,0xC0, +0x00,0x0F,0x9F,0x00,0x00,0x7E,0x7C,0x00,0x01,0xF1, +0xF0,0x00,0x0F,0xC7,0xC0,0x00,0xFE,0x1F,0x00,0x1F, +0xF0,0x7F,0xFF,0xFF,0x81,0xFF,0xFF,0xFC,0x07,0xFF, +0xFF,0xC0,0x1F,0xFF,0xF8,0x00,0x0D,0xC8,0x80,0x43, +0x5F,0xFF,0xFF,0xFB,0x7E,0x00,0x00,0x05,0x7C,0x00, +0x00,0x0A,0xFF,0xFF,0xFF,0x1B,0xF0,0x00,0x00,0x33, +0xE0,0x00,0x00,0x57,0xFF,0xFF,0xFF,0x0C,0x48,0x80, +0x3F,0x5F,0xFF,0xFF,0xFB,0xF0,0x00,0x01,0x5F,0x00, +0x00,0x15,0xFF,0xFF,0xF9,0xBF,0x00,0x00,0x1B,0xF0, +0x00,0x01,0x3F,0x00,0x00,0x00,0x10,0xC8,0x60,0x4E, +0x00,0x07,0xFC,0x00,0x00,0x0F,0xFF,0xE0,0x00,0x1F, +0xFF,0xFE,0x00,0x0F,0xFF,0xFF,0xC0,0x07,0xF8,0x07, +0xF8,0x03,0xF8,0x00,0x3F,0x01,0xF8,0x00,0x07,0xE0, +0xFC,0x00,0x00,0xF8,0x3E,0x00,0x00,0x1E,0x1F,0x80, +0x00,0x07,0xC7,0xC0,0x00,0x01,0xF1,0xF0,0x00,0x00, +0x31,0x9F,0x00,0x00,0x00,0x0A,0xF8,0x00,0x3F,0xFF, +0xC7,0xC0,0x00,0x00,0x7E,0x1F,0x00,0x00,0x03,0xE7, +0xE0,0x00,0x00,0xF8,0xF8,0x00,0x00,0x3E,0x3F,0x00, +0x00,0x0F,0x87,0xE0,0x00,0x0F,0xE0,0xFE,0x00,0x0F, +0xF0,0x1F,0xF0,0x1F,0xF8,0x03,0xFF,0xFF,0xF8,0x00, +0x3F,0xFF,0xFC,0x00,0x03,0xFF,0xFC,0x00,0x00,0x1F, +0xF0,0x00,0x0E,0x48,0x80,0x49,0xBF,0x00,0x00,0x3F, +0xBF,0x00,0x00,0x3E,0xF8,0x00,0x01,0xFA,0xFF,0xFF, +0xFF,0xFD,0xF8,0x00,0x01,0xFD,0xF8,0x00,0x01,0xF9, +0xF8,0x00,0x01,0xF0,0x02,0x48,0xA0,0x1D,0xBF,0xBF, +0xBF,0xBF,0xBE,0xF0,0x0A,0x48,0x20,0x33,0xA0,0x00, +0x3F,0xA0,0x00,0x3F,0xA0,0x00,0x3F,0x40,0x00,0x3E, +0x78,0x01,0xF8,0xF8,0x01,0xF3,0xC0,0x0F,0x9F,0x00, +0x7C,0xF8,0x07,0xC3,0xF8,0xFE,0x1F,0xFF,0xE0,0x7F, +0xFE,0x01,0xFF,0xE0,0x03,0xFC,0x00,0x0E,0xC8,0x80, +0x42,0xF0,0x00,0x03,0xF3,0xC0,0x00,0x1F,0x8F,0x00, +0x00,0xFC,0x3C,0x00,0x07,0xE0,0xF0,0x00,0x3F,0x03, +0xC0,0x01,0xF8,0x0F,0x00,0x0F,0xC0,0x3C,0x00,0x7E, +0x00,0xF0,0x03,0xF0,0x03,0xC0,0x1F,0x80,0x0F,0x00, +0xFC,0x00,0x3C,0x07,0xE0,0x00,0xF0,0x3F,0x00,0x03, +0xC1,0xF8,0x00,0x0F,0x0F,0xC0,0x00,0x3C,0x7F,0x00, +0x00,0xF3,0xFE,0x00,0x03,0xDF,0xFC,0x00,0x0F,0xFD, +0xF0,0x00,0x3F,0xE7,0xE0,0x00,0xFF,0x0F,0xC0,0x03, +0xF8,0x1F,0x00,0x0F,0xC0,0x7E,0x00,0x3E,0x00,0xFC, +0x00,0xF0,0x01,0xF8,0x03,0xC0,0x03,0xE0,0x0F,0x00, +0x0F,0xC0,0x3C,0x00,0x1F,0x81,0x1E,0x00,0x07,0xE0, +0x78,0x00,0x0F,0xC1,0xE0,0x00,0x1F,0x88,0xF0,0x00, +0x07,0xE3,0xC0,0x00,0x0F,0xCF,0x00,0x00,0x1F,0x80, +0x0B,0x48,0x80,0x39,0xBE,0x00,0x00,0x6F,0x80,0x00, +0x1B,0xE0,0x00,0x06,0xF8,0x00,0x01,0x5E,0x00,0x00, +0x57,0xFF,0xFF,0xE0,0x11,0x48,0x80,0x55,0x1F,0xC0, +0x00,0x03,0xFB,0xFC,0x00,0x00,0x7F,0x8F,0xF0,0x00, +0x03,0xFD,0xFF,0x00,0x00,0x7F,0xC7,0xBC,0x00,0x03, +0xFE,0xF7,0xC0,0x00,0x77,0xE3,0xCF,0x00,0x03,0xDF, +0x79,0xF0,0x00,0x73,0xF1,0xE3,0xC0,0x03,0xCF,0xBC, +0x7C,0x00,0x71,0xF8,0xF0,0xF0,0x03,0xC7,0xDE,0x1F, +0x00,0xF0,0xFC,0x78,0x3C,0x03,0xC3,0xEF,0x07,0xC0, +0xF0,0x7E,0x3C,0x0F,0x03,0xC1,0xF7,0x81,0xF0,0xF0, +0x3F,0x1E,0x03,0xC3,0xC0,0xFB,0xC0,0x7C,0xF0,0x1F, +0x8F,0x00,0xF3,0xC0,0x7D,0xE0,0x1F,0xF0,0x0F,0xBC, +0x01,0xFE,0x01,0xF8,0xF0,0x07,0xF0,0x07,0xDE,0x00, +0x7E,0x00,0xFC,0x78,0x01,0xF0,0x03,0xE0,0x0E,0x48, +0x80,0x48,0xF8,0x00,0x01,0xF8,0xFC,0x00,0x01,0xF7, +0xF0,0x00,0x0F,0xC7,0xF8,0x00,0x0F,0xBF,0xE0,0x00, +0x7D,0xFF,0x80,0x03,0xEF,0x7C,0x00,0x1F,0x79,0xF0, +0x00,0xFB,0xCF,0xC0,0x07,0xDE,0x3E,0x00,0x3E,0xF0, +0xF8,0x01,0xF7,0x87,0xE0,0x0F,0xBC,0x1F,0x00,0x7D, +0xE0,0x7C,0x03,0xEF,0x03,0xF0,0x1F,0x78,0x0F,0x80, +0xFB,0xC0,0x3E,0x07,0xDE,0x01,0xF8,0x3E,0xF0,0x07, +0xC1,0xF7,0x80,0x1F,0x0F,0xBC,0x00,0xFC,0x7D,0xE0, +0x03,0xE3,0xEF,0x00,0x1F,0x9F,0x78,0x00,0x7E,0xFB, +0xC0,0x01,0xF7,0xDE,0x00,0x0F,0xFE,0xF0,0x00,0x3F, +0xF7,0x80,0x00,0xFF,0xC7,0x80,0x00,0x7F,0xC7,0x80, +0x00,0x3F,0xBC,0x00,0x00,0xFD,0xE0,0x00,0x03,0xE0, +0x11,0xC8,0x40,0x4E,0x00,0x07,0xFC,0x00,0x00,0x03, +0xFF,0xF8,0x00,0x00,0xFF,0xFF,0xE0,0x00,0x1F,0xFF, +0xFF,0x00,0x03,0xFC,0x07,0xF8,0x00,0x7E,0x00,0x0F, +0xC0,0x0F,0xC0,0x00,0x7E,0x01,0xF8,0x00,0x03,0xF0, +0x1F,0x00,0x00,0x1F,0x10,0x7C,0x00,0x00,0x1F,0x29, +0xF0,0x00,0x00,0x1F,0x1E,0x00,0x00,0x00,0xF5,0x7C, +0x00,0x00,0x01,0xF3,0xC0,0x00,0x00,0x1F,0xA7,0xC0, +0x00,0x00,0x7D,0x07,0xC0,0x00,0x01,0xF0,0x3E,0x00, +0x00,0x3E,0x03,0xF0,0x00,0x07,0xE0,0x1F,0x80,0x00, +0xFC,0x00,0xFC,0x00,0x1F,0x80,0x07,0xF8,0x0F,0xF8, +0x00,0x3F,0xFF,0xFE,0x00,0x01,0xFF,0xFF,0xC0,0x00, +0x07,0xFF,0xF0,0x00,0x00,0x0F,0xF8,0x00,0x00,0x0D, +0xC8,0x80,0x42,0xFF,0xFF,0xF0,0x0F,0xFF,0xFF,0xC0, +0xFF,0xFF,0xFF,0x0F,0xFF,0xFF,0xF8,0xF8,0x00,0x7F, +0xCF,0x80,0x00,0xFC,0xF8,0x00,0x07,0xFB,0xF0,0x00, +0x07,0xDF,0x00,0x00,0xF9,0xF0,0x00,0x1F,0x9F,0x00, +0x07,0xF9,0xFF,0xFF,0xFF,0x1F,0xFF,0xFF,0xE1,0xFF, +0xFF,0xFC,0x1F,0xFF,0xFE,0x03,0x7E,0x00,0x00,0x06, +0xFC,0x00,0x00,0x07,0xC0,0x00,0x00,0x11,0xCC,0x5F, +0x4E,0x00,0x07,0xFC,0x00,0x00,0x03,0xFF,0xF8,0x00, +0x00,0xFF,0xFF,0xE0,0x00,0x3F,0xFF,0xFF,0x00,0x07, +0xFC,0x07,0xF8,0x00,0xFE,0x00,0x1F,0xC0,0x0F,0xC0, +0x00,0x7E,0x01,0xF8,0x00,0x03,0xF0,0x3F,0x00,0x00, +0x1F,0x03,0xE0,0x00,0x01,0xF9,0x0F,0x80,0x00,0x01, +0xF0,0xF8,0x00,0x00,0x0F,0x8F,0x00,0x00,0x00,0xFB, +0x7E,0x00,0x00,0x01,0xF3,0xE0,0x00,0x00,0x1F,0x1E, +0x00,0x00,0x01,0xF1,0xF0,0x00,0x00,0x1F,0x1F,0x00, +0x00,0x03,0xE1,0xF8,0x00,0x00,0x3E,0x0F,0x80,0x0C, +0x07,0xE0,0xFC,0x00,0xF8,0x7C,0x07,0xE0,0x0F,0xEF, +0xC0,0x3F,0x00,0x7F,0xF8,0x03,0xF8,0x01,0xFF,0x00, +0x1F,0xF0,0x1F,0xE0,0x00,0x7F,0xFF,0xFF,0x00,0x03, +0xFF,0xFF,0xFC,0x00,0x0F,0xFF,0xE7,0xF0,0x00,0x1F, +0xF0,0x3F,0x80,0x00,0x00,0x00,0xF0,0x00,0x00,0x00, +0x03,0x00,0x0F,0xC8,0x80,0x48,0xFF,0xFF,0xFC,0x00, +0xFF,0xFF,0xFF,0x01,0x1F,0xFF,0xFF,0xF8,0x1F,0x00, +0x01,0xFC,0x1F,0x00,0x00,0x7E,0x27,0xE0,0x00,0x07, +0xC4,0x7C,0x00,0x00,0x7C,0x8F,0x80,0x00,0x1F,0x0F, +0x80,0x00,0x3F,0x0F,0x80,0x00,0x7E,0x0F,0x80,0x01, +0xFE,0x0F,0xFF,0xFF,0xFC,0x0F,0xFF,0xFF,0xF8,0x0F, +0xFF,0xFF,0xE0,0x0F,0xFF,0xFE,0x00,0x0F,0x80,0x3F, +0x00,0x0F,0x80,0x1F,0x80,0x0F,0x80,0x0F,0xC0,0x0F, +0x80,0x07,0xE0,0x0F,0x80,0x03,0xF0,0x11,0xF0,0x00, +0x3F,0x01,0xF0,0x00,0x1F,0x82,0x3E,0x00,0x01,0xF8, +0x3E,0x00,0x00,0xFC,0x47,0xC0,0x00,0x0F,0xC7,0xC0, +0x00,0x07,0xE8,0xF8,0x00,0x00,0x7E,0x0E,0xC8,0x40, +0x42,0x00,0x3F,0xE0,0x00,0x07,0xFF,0xF0,0x00,0x7F, +0xFF,0xE0,0x03,0xFF,0xFF,0xE0,0x1F,0xF0,0xFF,0xC0, +0x7E,0x00,0x3F,0x03,0xE0,0x00,0x7E,0x0F,0x80,0x00, +0xF8,0x3C,0x00,0x03,0xE4,0x1E,0x00,0x00,0xF8,0x7C, +0x00,0x00,0x01,0xF8,0x00,0x00,0x03,0xF0,0x00,0x00, +0x0F,0xFC,0x00,0x00,0x1F,0xFF,0x00,0x00,0x1F,0xFF, +0xC0,0x00,0x3F,0xFF,0xC0,0x00,0x1F,0xFF,0xC0,0x00, +0x07,0xFF,0x80,0x00,0x01,0xFF,0x00,0x00,0x00,0xFE, +0x00,0x00,0x00,0xF8,0x00,0x00,0x01,0xE9,0xF8,0x00, +0x00,0xF9,0xF0,0x00,0x03,0xE7,0xC0,0x00,0x1F,0x0F, +0xC0,0x00,0x7C,0x3F,0x80,0x07,0xE0,0x7F,0xC0,0xFF, +0x80,0xFF,0xFF,0xFC,0x01,0xFF,0xFF,0xC0,0x01,0xFF, +0xFE,0x00,0x00,0xFF,0xC0,0x00,0x0E,0xC8,0x20,0x3F, +0x5F,0xFF,0xFF,0xFF,0xD0,0x00,0xF8,0x00,0x68,0x00, +0x7C,0x00,0x34,0x00,0x3E,0x00,0x1A,0x00,0x1F,0x00, +0x0A,0x00,0x0F,0x80,0x00,0x0E,0x48,0x80,0x49,0xBF, +0x00,0x00,0x3F,0xBF,0x00,0x00,0x3F,0xBF,0x00,0x00, +0x3F,0x9F,0x00,0x00,0x3F,0x0F,0x80,0x00,0x7C,0x7E, +0x00,0x07,0xE1,0xF8,0x00,0x7E,0x07,0xF8,0x1F,0xE0, +0x3F,0xFF,0xFE,0x00,0x7F,0xFF,0xE0,0x01,0xFF,0xFE, +0x00,0x01,0xFF,0x80,0x00,0x10,0xC8,0x00,0x42,0xFC, +0x00,0x00,0x0F,0x9F,0x00,0x00,0x03,0xC7,0xC0,0x00, +0x01,0xF0,0xF8,0x00,0x00,0x7D,0x07,0xC0,0x00,0x07, +0xC0,0xF8,0x00,0x01,0xE2,0x07,0xC0,0x00,0x1F,0x00, +0xF8,0x00,0x07,0x80,0x3E,0x00,0x03,0xE0,0x07,0x80, +0x00,0xF8,0x40,0x3E,0x00,0x0F,0x80,0x07,0x80,0x03, +0xC0,0x01,0xF0,0x01,0xF0,0x00,0x3C,0x00,0x7C,0x00, +0x0F,0x80,0x1E,0x00,0x03,0xE0,0x0F,0x80,0x00,0x78, +0x03,0xC0,0x00,0x1F,0x00,0xF0,0x00,0x03,0xC0,0x7C, +0x00,0x00,0xF0,0x1E,0x00,0x00,0x3E,0x0F,0x80,0x20, +0x00,0xF0,0x78,0x00,0x00,0x3E,0x3E,0x00,0x40,0x00, +0xF1,0xE0,0x00,0x00,0x1E,0xF8,0x00,0x80,0x00,0xF7, +0x80,0x04,0x00,0x03,0xF8,0x00,0x00,0x00,0x7E,0x00, +0x00,0x00,0x1F,0x00,0x00,0x16,0xC8,0x20,0x5E,0xF8, +0x00,0x0F,0xC0,0x00,0x7C,0x7C,0x00,0x0F,0xE0,0x00, +0x7C,0xF0,0x00,0x3F,0xC0,0x01,0xF3,0xC0,0x00,0xFF, +0x00,0x07,0x8F,0x80,0x07,0xBC,0x00,0x1E,0x3E,0x00, +0x1E,0xF0,0x00,0xF8,0x78,0x00,0x7B,0xE0,0x03,0xE1, +0xE0,0x03,0xE7,0x80,0x0F,0x07,0xC0,0x0F,0x1E,0x00, +0x3C,0x1F,0x00,0x3C,0x7C,0x01,0xF0,0x3C,0x00,0xF0, +0xF0,0x07,0xC0,0xF0,0x07,0x83,0xC0,0x1E,0x03,0xE0, +0x1E,0x0F,0x00,0x78,0x0F,0x80,0x78,0x3E,0x03,0xE0, +0x1E,0x03,0xE0,0x78,0x0F,0x08,0x0F,0x01,0xE0,0x3C, +0x07,0x80,0x3E,0x07,0x80,0xF8,0x3E,0x00,0x78,0x3E, +0x01,0xE0,0xF0,0x01,0xE0,0xF0,0x07,0x83,0xC0,0x07, +0x83,0xC0,0x1F,0x0F,0x00,0x0F,0x0F,0x00,0x3C,0x7C, +0x12,0x07,0x8F,0x00,0x1E,0x3C,0x00,0x0F,0x7C,0x00, +0x3D,0xE0,0x24,0x07,0xBC,0x00,0x1E,0xF0,0x00,0x0E, +0xE0,0x00,0x3B,0x80,0x40,0x07,0xF0,0x00,0x1F,0xC0, +0x00,0x1F,0xC0,0x00,0x3F,0x00,0x80,0x07,0xC0,0x00, +0x1F,0x00,0x00,0x10,0x48,0x20,0x42,0x7E,0x00,0x00, +0x3E,0x1F,0x80,0x00,0x3E,0x07,0xC0,0x00,0x3E,0x03, +0xF0,0x00,0x3E,0x00,0xFC,0x00,0x3F,0x00,0x3E,0x00, +0x1F,0x00,0x1F,0x80,0x1F,0x00,0x07,0xE0,0x1F,0x80, +0x01,0xF8,0x1F,0x80,0x00,0x7C,0x0F,0x80,0x00,0x3F, +0x0F,0x80,0x00,0x0F,0xCF,0xC0,0x00,0x03,0xE7,0xC0, +0x00,0x01,0xFF,0xC0,0x00,0x00,0x7F,0xC0,0x00,0x00, +0x1F,0xE0,0x01,0x00,0x00,0xFC,0x00,0x00,0x00,0xFF, +0x00,0x00,0x00,0xFF,0x80,0x00,0x00,0x7F,0xE0,0x00, +0x00,0x7D,0xF8,0x00,0x00,0x7E,0x7C,0x00,0x00,0x7E, +0x3F,0x00,0x00,0x3E,0x0F,0xC0,0x00,0x3E,0x03,0xF0, +0x00,0x3F,0x01,0xF8,0x00,0x3F,0x00,0x7E,0x00,0x1F, +0x00,0x1F,0x80,0x1F,0x80,0x07,0xC0,0x1F,0x80,0x03, +0xF0,0x0F,0x80,0x00,0xFC,0x0F,0x80,0x00,0x3F,0x0F, +0xC0,0x00,0x1F,0x8F,0xC0,0x00,0x07,0xE7,0xC0,0x00, +0x01,0xF8,0x10,0xC8,0x00,0x42,0xFC,0x00,0x00,0x1F, +0x9F,0x80,0x00,0x0F,0xC3,0xF0,0x00,0x03,0xE0,0xFC, +0x00,0x01,0xF8,0x1F,0x80,0x00,0xFC,0x03,0xE0,0x00, +0x3E,0x00,0xFC,0x00,0x1F,0x80,0x1F,0x80,0x07,0xC0, +0x03,0xE0,0x03,0xE0,0x00,0xFC,0x01,0xF8,0x00,0x1F, +0x80,0x7C,0x00,0x03,0xE0,0x3E,0x00,0x00,0xFC,0x1F, +0x00,0x00,0x1F,0x87,0xC0,0x00,0x03,0xE3,0xE0,0x00, +0x00,0xFD,0xF0,0x00,0x00,0x1F,0x7C,0x00,0x00,0x03, +0xFE,0x00,0x00,0x00,0xFF,0x00,0x00,0x00,0x1F,0xC0, +0x01,0xA0,0x00,0x7C,0x00,0x0D,0x00,0x03,0xE0,0x00, +0x40,0x00,0x1F,0x00,0x00,0x0E,0x48,0x20,0x3F,0x47, +0xFF,0xFF,0xFE,0x00,0x00,0x03,0xF0,0x00,0x00,0x3F, +0x00,0x00,0x03,0xF0,0x00,0x00,0x3F,0x10,0x00,0x00, +0x7E,0x00,0x00,0x07,0xE0,0x00,0x00,0x7E,0x00,0x00, +0x07,0xE0,0x00,0x00,0x7E,0x00,0x00,0x03,0xE0,0x00, +0x00,0x3F,0x00,0x00,0x03,0xF0,0x00,0x00,0x3F,0x00, +0x00,0x03,0xF0,0x00,0x00,0x1F,0x00,0x00,0x01,0xF8, +0x00,0x00,0x1F,0x80,0x00,0x01,0xF8,0x00,0x00,0x1F, +0x80,0x00,0x00,0xF8,0x00,0x00,0x0F,0xC0,0x00,0x00, +0xFC,0x00,0x00,0x0F,0xC0,0x00,0x00,0xFC,0x00,0x00, +0x07,0xC0,0x00,0x00,0x7E,0x00,0x00,0x07,0xE0,0x00, +0x00,0x57,0xFF,0xFF,0xFF,0x80,0x05,0x5C,0x7B,0x1D, +0x5F,0xFE,0xFC,0x1B,0xF0,0x6F,0xC1,0xBF,0x06,0xFC, +0x13,0xF0,0x57,0xFE,0x07,0x48,0x00,0x1D,0x1E,0x00, +0x1C,0x00,0x87,0x80,0x20,0xE0,0x08,0x3C,0x00,0x38, +0x04,0x0F,0x01,0x01,0xC0,0x40,0x78,0x00,0x70,0x20, +0x1E,0x08,0x03,0x82,0x00,0xF0,0x00,0xE1,0x00,0x3C, +0x40,0x07,0x10,0x01,0xE0,0x01,0xC8,0x00,0x7A,0x00, +0x0E,0x00,0x1E,0x05,0x5C,0x3B,0x1D,0x5F,0xFE,0x83, +0xFA,0x0F,0xE8,0x3F,0xA0,0xFE,0x83,0xF2,0x0F,0xD7, +0xFE,0x0A,0x28,0x48,0x2E,0x00,0xF0,0x00,0x0F,0x80, +0x00,0x7E,0x02,0x00,0xFE,0x00,0x07,0x78,0x00,0x7B, +0xC0,0x03,0xCF,0x00,0x3C,0x78,0x01,0xE3,0xE0,0x1F, +0x0F,0x00,0xF0,0x78,0x07,0x81,0xE0,0x78,0x0F,0x03, +0xC0,0x3C,0x3E,0x01,0xE1,0xE0,0x0F,0x9F,0x00,0x3C, +0xF0,0x01,0xF7,0x80,0x07,0x80,0x0E,0x87,0xFB,0x39, +0x3F,0xFF,0xFF,0xFF,0x04,0x0E,0x6E,0xA2,0xF8,0x7E, +0x1F,0x07,0xC1,0xE8,0x0F,0x0B,0xB4,0x40,0x38,0x00, +0xFF,0x80,0x07,0xFF,0xE0,0x0F,0xFF,0xF8,0x1F,0xFF, +0xF8,0x3F,0x01,0xFD,0x0F,0x80,0x0F,0xA1,0xE0,0x00, +0xF0,0x00,0x00,0xF0,0x00,0x03,0xF0,0x00,0xFF,0xF0, +0x1F,0xFF,0xF0,0x7F,0xFF,0xF0,0xFF,0xF0,0xF1,0xFC, +0x00,0xF3,0xF0,0x00,0xF3,0xE0,0x00,0xF4,0x7C,0x00, +0x3E,0x7C,0x00,0x7E,0x7E,0x01,0xFE,0x3F,0xFF,0xFF, +0x3F,0xFF,0xDF,0x0F,0xFF,0x0F,0x03,0xFC,0x0F,0x0B, +0xC8,0x60,0x39,0xBF,0x00,0x00,0x27,0xE0,0x00,0x03, +0xE1,0xF8,0x03,0xE7,0xFE,0x03,0xEF,0xFF,0x83,0xFF, +0xFF,0xC3,0xFC,0x0F,0xE3,0xF8,0x03,0xE3,0xF0,0x01, +0xF3,0xE0,0x01,0xF4,0x7C,0x00,0x1E,0xCF,0x00,0x03, +0xF1,0xF0,0x00,0x79,0xF0,0x00,0xF9,0xF8,0x01,0xF1, +0xFC,0x01,0xF1,0xFE,0x07,0xE1,0xEF,0xFF,0xC1,0xEF, +0xFF,0x81,0xE3,0xFF,0x01,0xE1,0xFC,0x00,0x0B,0x34, +0x40,0x32,0x00,0xFE,0x00,0x07,0xFF,0x80,0x3F,0xFF, +0x80,0xFF,0xFF,0x83,0xF8,0x1F,0x87,0xC0,0x1F,0x1F, +0x00,0x1F,0x3C,0x00,0x3E,0xF8,0x00,0x3A,0x7E,0x00, +0x00,0x8F,0x00,0x00,0x23,0xE0,0x00,0x08,0xF8,0x00, +0x3C,0xF0,0x00,0x79,0xF0,0x01,0xF1,0xF0,0x07,0xC3, +0xF0,0x1F,0x83,0xFF,0xFE,0x03,0xFF,0xF8,0x03,0xFF, +0xE0,0x00,0xFE,0x00,0x0B,0x48,0x40,0x39,0xA0,0x00, +0x07,0xC8,0x00,0x01,0xE0,0x1F,0xC3,0xC0,0xFF,0xE7, +0x83,0xFF,0xEF,0x0F,0xFF,0xFE,0x3F,0x03,0xFC,0xFC, +0x01,0xF9,0xF0,0x03,0xF3,0xC0,0x03,0xEF,0x80,0x07, +0xDF,0x00,0x07,0xE7,0x80,0x01,0xF1,0xF0,0x00,0x79, +0xE0,0x01,0xF3,0xE0,0x03,0xE7,0xE0,0x0F,0xC7,0xE0, +0x7F,0x87,0xFF,0xFF,0x07,0xFF,0xDE,0x07,0xFF,0x3C, +0x01,0xF8,0x78,0x0C,0x34,0x40,0x38,0x00,0xFF,0x00, +0x01,0xFF,0xE0,0x03,0xFF,0xF8,0x03,0xFF,0xFF,0x03, +0xF8,0x1F,0x81,0xF0,0x03,0xE1,0xF0,0x00,0xF8,0xF0, +0x00,0x7D,0x1F,0x00,0x03,0xD5,0xFF,0xFF,0xFE,0xF0, +0x00,0x00,0x8F,0x80,0x00,0x07,0xC0,0x00,0xF4,0x3E, +0x00,0x1F,0x0F,0x80,0x1F,0x07,0xF0,0x3F,0x81,0xFF, +0xFF,0x80,0x7F,0xFF,0x80,0x0F,0xFF,0x80,0x01,0xFE, +0x00,0x08,0x48,0x00,0x1C,0x00,0xFF,0x01,0xFF,0x40, +0x3F,0xF0,0x1F,0x02,0xC3,0xE0,0x2B,0xFF,0xF3,0x43, +0xE0,0x34,0x3E,0x03,0x43,0xE0,0x01,0xF0,0x00,0x0B, +0x48,0x5B,0x38,0x01,0xFC,0x3C,0x0F,0xFE,0x78,0x3F, +0xFE,0xF0,0xFF,0xFF,0xE3,0xF0,0x3F,0xCF,0xC0,0x1F, +0x9F,0x00,0x1F,0x3C,0x00,0x3E,0xF8,0x00,0x3F,0x7C, +0x00,0x0F,0x78,0x00,0x1E,0xF8,0x00,0x3D,0xF0,0x00, +0xF9,0xF0,0x01,0xF3,0xF0,0x07,0xE3,0xF0,0x3F,0xC3, +0xFF,0xFF,0x83,0xFF,0xEF,0x03,0xFF,0x9E,0x01,0xFC, +0x3E,0x00,0x00,0x0F,0x78,0x00,0x3E,0x78,0x00,0x7C, +0xF8,0x01,0xF1,0xF8,0x07,0xE1,0xFF,0xFF,0x81,0xFF, +0xFE,0x01,0xFF,0xF0,0x00,0xFF,0x80,0x0A,0xC8,0x60, +0x39,0xBF,0x00,0x00,0x9F,0x80,0x00,0x3E,0x1F,0xC0, +0xF9,0xFF,0xC3,0xEF,0xFF,0x8F,0xFF,0xFF,0x3F,0xC0, +0x7E,0xFE,0x00,0xFB,0xF0,0x03,0xFB,0xF0,0x00,0xFD, +0xF8,0x00,0x7D,0xFC,0x00,0x3C,0x02,0xC8,0x60,0x17, +0x7F,0xB0,0x6F,0xF7,0xFB,0xFB,0xF8,0x05,0x5D,0xDB, +0x17,0x60,0xFD,0x80,0x1A,0x0F,0xE8,0x3F,0xA0,0xFE, +0x83,0xF0,0x0F,0x81,0xE0,0x7C,0xFF,0xA3,0xFC,0x7E, +0x00,0x0A,0xC8,0x60,0x33,0xBF,0x00,0x00,0x9F,0x80, +0x00,0x3E,0x00,0x7C,0xF8,0x03,0xE3,0xE0,0x1F,0x0F, +0x80,0xF8,0x3E,0x07,0xC0,0xF8,0x3E,0x03,0xE1,0xF0, +0x0F,0x8F,0x80,0x3E,0x7C,0x00,0xFB,0xE0,0x03,0xFF, +0x80,0x0F,0xFF,0x00,0x3F,0xFE,0x00,0xFE,0xF8,0x03, +0xF1,0xF0,0x11,0xF0,0x7C,0x07,0xC0,0xF8,0x23,0xE0, +0x3E,0x0F,0x80,0x7C,0x3E,0x01,0xF8,0xF8,0x03,0xE3, +0xE0,0x07,0xCF,0x80,0x1F,0xBE,0x00,0x3E,0x02,0xC8, +0x60,0x17,0xBF,0xDF,0xEF,0xF7,0xFB,0xF7,0xC0,0x11, +0xB4,0x60,0x54,0xF0,0x7E,0x00,0xFE,0x0F,0x1F,0xF8, +0x3F,0xF8,0xF3,0xFF,0xC7,0xFF,0xCF,0x7F,0xFE,0xFF, +0xFC,0xFF,0x03,0xFE,0x07,0xEF,0xE0,0x1F,0xC0,0x3E, +0xFC,0x01,0xF8,0x01,0xEF,0x80,0x0F,0x80,0x1F,0xBF, +0x00,0x1E,0x00,0x3F,0x7E,0x00,0x3C,0x00,0x7D,0x7C, +0x00,0x78,0x00,0xF0,0x0A,0xB4,0x60,0x38,0xF0,0x7F, +0x03,0xC7,0xFF,0x0F,0x3F,0xFE,0x3D,0xFF,0xFC,0xFF, +0x01,0xFB,0xF8,0x03,0xEF,0xC0,0x0F,0xEF,0xC0,0x03, +0xF7,0xE0,0x01,0xF7,0xF0,0x00,0xF0,0x0C,0x34,0x40, +0x38,0x00,0xFF,0x00,0x01,0xFF,0xE0,0x03,0xFF,0xFC, +0x03,0xFF,0xFF,0x03,0xF0,0x1F,0xC3,0xF0,0x03,0xE1, +0xF0,0x00,0xF9,0xF0,0x00,0x7C,0xF8,0x00,0x1E,0x7C, +0x00,0x0F,0xE7,0x80,0x00,0xFB,0xE0,0x00,0x7D,0xF0, +0x00,0x3C,0xF8,0x00,0x3E,0x3E,0x00,0x1F,0x1F,0x80, +0x1F,0x07,0xE0,0x3F,0x81,0xFF,0xFF,0x80,0x7F,0xFF, +0x80,0x1F,0xFF,0x00,0x01,0xFC,0x00,0x0B,0xC8,0x7B, +0x38,0xF0,0x7E,0x00,0xF1,0xFF,0x80,0xF3,0xFF,0xE0, +0xF7,0xFF,0xF0,0xFF,0x01,0xF8,0xFE,0x00,0xF8,0xFC, +0x00,0x7C,0xF8,0x00,0x7C,0xF8,0x00,0x3C,0xF8,0x00, +0x3F,0x9E,0x00,0x07,0xE3,0xE0,0x00,0xF3,0xE0,0x01, +0xF3,0xF0,0x01,0xE3,0xF8,0x03,0xE3,0xFC,0x0F,0xC3, +0xFF,0xFF,0xC3,0xFF,0xFF,0x03,0xE7,0xFE,0x03,0xE1, +0xF8,0x06,0xFC,0x00,0x00,0x9F,0x80,0x00,0x00,0x0B, +0x48,0x5B,0x38,0x01,0xFC,0x3C,0x0F,0xFE,0x78,0x3F, +0xFE,0xF0,0xFF,0xFF,0xE3,0xF0,0x3F,0xCF,0xC0,0x1F, +0x9F,0x00,0x1F,0x3C,0x00,0x3F,0x1F,0x00,0x07,0xE7, +0x80,0x01,0xF1,0xF0,0x00,0x79,0xE0,0x01,0xF3,0xE0, +0x03,0xE3,0xE0,0x0F,0xC7,0xE0,0x7F,0x87,0xFF,0xFF, +0x07,0xFF,0xDE,0x03,0xFF,0x3C,0x01,0xF8,0x7E,0x80, +0x00,0x1F,0x20,0x00,0x07,0x80,0x07,0x34,0x60,0x22, +0xF1,0xF9,0xE7,0xFB,0xDF,0xF7,0xFF,0xCF,0xE0,0xA3, +0xF0,0x0D,0xF8,0x03,0x7E,0x00,0xBF,0x80,0x00,0x0A, +0xB4,0x40,0x32,0x03,0xFC,0x00,0x3F,0xFC,0x03,0xFF, +0xFC,0x1F,0xFF,0xF8,0x7C,0x07,0xE4,0x7C,0x00,0xF9, +0xF0,0x01,0xE7,0xC0,0x00,0x0F,0xC0,0x00,0x3F,0xF0, +0x00,0x7F,0xFC,0x00,0xFF,0xFC,0x00,0xFF,0xFC,0x00, +0x7F,0xF8,0x00,0x1F,0xF0,0x00,0x0F,0xCE,0x00,0x1F, +0x78,0x00,0x3E,0x3E,0x00,0x3E,0x7E,0x03,0xF1,0xFF, +0xFF,0xC3,0xFF,0xFE,0x03,0xFF,0xE0,0x03,0xFE,0x00, +0x06,0x46,0x20,0x1C,0x02,0x00,0x30,0x68,0xF0,0x57, +0xFF,0xE8,0xF0,0x68,0xF0,0x40,0xF0,0x40,0xF8,0x07, +0xFE,0x03,0xFC,0x07,0xE0,0x0A,0xB4,0x60,0x39,0xBF, +0x00,0x0F,0xDF,0x80,0x07,0xCF,0xC0,0x03,0xE7,0xE0, +0x03,0xE7,0xC0,0x1F,0x9F,0x81,0xFE,0x7F,0xFF,0xF8, +0xFF,0xFD,0xE1,0xFF,0xC7,0x80,0xFC,0x1E,0x0B,0xB4, +0x20,0x32,0xF0,0x00,0x1E,0xF8,0x00,0x3E,0x78,0x00, +0x3C,0x7C,0x00,0x3C,0x7C,0x00,0x7C,0x3C,0x00,0x78, +0x3E,0x00,0x78,0x3E,0x00,0xF8,0x1E,0x00,0xF0,0x1F, +0x01,0xF1,0x01,0xE0,0x3C,0x01,0xF0,0x7C,0x20,0x1E, +0x0F,0x00,0x0F,0x1F,0x04,0x01,0xE3,0xC0,0x90,0x1E, +0xF0,0x10,0x01,0xFC,0x00,0x00,0xFC,0x02,0x00,0x1F, +0x00,0x00,0x12,0x34,0x00,0x48,0xF8,0x00,0xF0,0x01, +0xF8,0x78,0x01,0xF8,0x01,0xE3,0xE0,0x0F,0xC0,0x1F, +0x0F,0x00,0x7F,0x00,0xF2,0x0F,0x00,0xFF,0x00,0xF0, +0x7C,0x07,0xF8,0x0F,0x01,0xE0,0x3B,0xE0,0x78,0x0F, +0x03,0xCF,0x03,0xC0,0x7C,0x1E,0x78,0x3C,0x01,0xE0, +0xE3,0xC1,0xE0,0x0F,0x0F,0x1F,0x0F,0x00,0x78,0x78, +0x78,0xF8,0x01,0xE3,0xC3,0xC7,0x80,0x0F,0x1C,0x1E, +0x3C,0x00,0x79,0xE0,0x79,0xE0,0x03,0xEF,0x03,0xDE, +0x00,0x0F,0x78,0x1E,0xF0,0x00,0x7B,0x80,0xF7,0x80, +0x03,0xFC,0x03,0xF8,0x08,0x01,0xFC,0x03,0xF8,0x00, +0x0F,0xC0,0x1F,0x80,0x40,0x07,0xC0,0x0F,0x80,0x00, +0x0B,0xB4,0x20,0x32,0xFC,0x00,0x7E,0x7E,0x00,0x7C, +0x3E,0x00,0xF8,0x1F,0x01,0xF0,0x1F,0x83,0xF0,0x0F, +0x83,0xE0,0x07,0xC7,0xC0,0x07,0xCF,0x80,0x03,0xEF, +0x80,0x01,0xFF,0x00,0x01,0xFE,0x00,0x00,0xFE,0x00, +0x00,0x7C,0x00,0x00,0xFE,0x01,0x00,0x3F,0xE0,0x00, +0x7D,0xF0,0x20,0x1F,0x1F,0x00,0x3E,0x0F,0x80,0x7C, +0x07,0xC0,0xFC,0x07,0xC0,0xF8,0x03,0xE1,0xF0,0x01, +0xF3,0xF0,0x01,0xFB,0xE0,0x00,0xF8,0x0B,0xC8,0x3B, +0x33,0x1F,0x00,0x03,0xCF,0x00,0x07,0xCF,0x80,0x07, +0x87,0x80,0x07,0xA0,0xF8,0x01,0xE0,0x78,0x03,0xE4, +0x0F,0x80,0x78,0x07,0x80,0xF8,0x07,0xC0,0xF0,0x03, +0xC0,0xF0,0x03,0xC1,0xE0,0x03,0xE1,0xE0,0x01,0xE3, +0xE0,0x01,0xE3,0xC0,0x01,0xF3,0xC0,0x00,0xF7,0xC0, +0x00,0xF7,0x80,0x00,0x7F,0x80,0x80,0x0F,0xE0,0x00, +0x07,0xE0,0x12,0x00,0xF8,0x02,0x00,0x1E,0x00,0x40, +0x07,0x80,0x01,0x3F,0x00,0x01,0xFF,0x00,0x01,0xFE, +0x00,0x01,0xFC,0x00,0x01,0xF8,0x00,0x00,0x0B,0xB4, +0x20,0x33,0x4F,0xFF,0xFF,0x80,0x00,0x1F,0x00,0x00, +0x3E,0x00,0x00,0x7C,0x00,0x00,0xF8,0x00,0x01,0xF0, +0x00,0x03,0xF0,0x00,0x07,0xE0,0x00,0x07,0xC0,0x00, +0x0F,0x80,0x00,0x1F,0x00,0x00,0x3E,0x00,0x00,0x7C, +0x00,0x00,0xFC,0x00,0x01,0xF8,0x00,0x03,0xF0,0x00, +0x03,0xE0,0x00,0x07,0xC0,0x00,0x0F,0x80,0x00,0x2B, +0xFF,0xFF,0xF8,0x07,0xDC,0x3B,0x22,0x00,0x7E,0x00, +0xFE,0x01,0xFE,0x03,0xFE,0x03,0xE1,0x20,0x78,0x30, +0x1F,0x05,0x83,0xC0,0x07,0x80,0x0F,0x80,0x7F,0x00, +0x8F,0x80,0x0F,0xE0,0x01,0xF0,0x00,0xF0,0x14,0x0F, +0x03,0x41,0xF0,0x48,0x1E,0x00,0x1F,0x00,0x1F,0xF0, +0x0F,0xF0,0x07,0xF0,0x03,0xF0,0x01,0xDC,0xBB,0x1B, +0xBF,0x7E,0xFD,0xFB,0xF7,0xD7,0x07,0x5C,0x3B,0x22, +0xF8,0x01,0xFC,0x04,0x7F,0x80,0x0F,0x83,0x41,0xE0, +0xB0,0x78,0x20,0x0F,0x00,0x1F,0x00,0x1F,0x00,0x1F, +0xC0,0x03,0xE0,0x0F,0xC0,0x3E,0x00,0xF8,0x80,0x3C, +0x34,0x1E,0x0B,0x07,0x80,0x1F,0x04,0x7F,0x80,0xFE, +0x01,0xF0,0x00,0x0C,0x90,0x47,0x3A,0x0F,0xC0,0x00, +0x8F,0xFE,0x00,0x67,0xFF,0xF0,0x7C,0x7F,0xFF,0xFF, +0xDE,0x0F,0xFF,0xF6,0x00,0x7F,0xF1,0x00,0x03,0xF0, +0x00,0x00,0x00,0x00, +}; +/* font data size: 6384 bytes */ + +static const unsigned char Arial_36_index[] = { +0x00,0x00,0x01,0x00,0x24,0x01,0xE0,0x39,0x83,0x94, +0x32,0x82,0x1C,0x11,0x20,0x95,0x45,0x14,0x2A,0xA1, +0x5F,0x8B,0x24,0x59,0xE2,0xD4,0x18,0x28,0xD4,0x06, +0xEC,0x3D,0xA2,0x23,0x92,0x54,0x9D,0x25,0x50,0x2C, +0xC1,0x81,0x0C,0xCE,0x67,0x13,0x3F,0x9B,0x24,0xDA, +0xE7,0x21,0x3B,0xAA,0x20,0x92,0x10,0x97,0x34,0xF8, +0x29,0x31,0x4D,0x6A,0x88,0x57,0xE2,0xC7,0x16,0x4C, +0xB5,0x15,0xEB,0x2F,0xB9,0x8C,0x0C,0xDA,0x6A,0x8B, +0x65,0x5C,0x4C,0xE9,0x97,0x8D,0x3C,0xDD,0xED,0x2F, +0xEB,0x84,0x9C,0x4A,0x23,0x1F,0x1F,0xE9,0x08,0x49, +0x06,0x4A,0x72,0x8A,0x94,0x94,0xA7,0x65,0xCF,0x32, +0xC9,0xB7,0x4E,0xCE,0x7E,0xF4,0x13,0xA3,0x5D,0x24, +0xA9,0x3B,0x4B,0x5A,0x81,0x54,0x36,0xA8,0x95,0x65, +0xAD,0x5D,0x7C,0xEC,0x6D,0x64,0xDB,0x4A,0x5A,0xB6, +0xD9,0xD7,0x0E,0xBB,0xD5,0xF1,0xF0,0x45,0x86,0x3C, +0x4C,0x62,0x8B,0x1A,0x38,0xEC, +}; +/* font index size: 156 bytes */ + +const ILI9341_t3_font_t Arial_36 = { + Arial_36_index, + 0, + Arial_36_data, + 1, + 0, + 32, + 127, + 0, + 0, + 13, + 6, + 6, + 4, + 6, + 6, + 55, + 43 +}; + +static const unsigned char Arial_37_data[] = { +0x00,0x00,0x00,0x1C,0x03,0x4A,0x80,0x1D,0xBF,0xCF, +0xF6,0xFE,0xBD,0x0F,0x51,0xD4,0x05,0xBE,0x07,0x1A, +0x4C,0x25,0xBF,0x0F,0xD3,0xC3,0xC7,0x83,0x8E,0x07, +0x00,0x0D,0xCA,0x20,0x38,0x00,0x78,0x07,0x00,0x07, +0x80,0xF0,0x00,0x70,0x0F,0x10,0x01,0xE0,0x1E,0x00, +0x1E,0x01,0xC0,0x01,0xE0,0x3C,0x00,0x1C,0x03,0xC2, +0x00,0x78,0x07,0x85,0x7F,0xFF,0xFF,0xF0,0x1E,0x01, +0xE0,0x01,0xE0,0x1C,0x00,0x1E,0x03,0xC0,0x01,0xC0, +0x3C,0x08,0x07,0x80,0x78,0x00,0x78,0x07,0x00,0x07, +0x80,0xF0,0x00,0x70,0x0F,0x01,0x5F,0xFF,0xFF,0xFC, +0x1C,0x03,0xC0,0x03,0xC0,0x3C,0x00,0x3C,0x03,0x80, +0x03,0xC0,0x78,0x02,0x07,0x00,0xF0,0x00,0xF0,0x0F, +0x00,0x0F,0x00,0xE0,0x00,0xF0,0x1E,0x00,0x0E,0x01, +0xE0,0x00,0x0C,0x58,0x5D,0xB9,0x00,0x03,0x00,0x00, +0x0F,0xF0,0x00,0x3F,0xFE,0x00,0x3F,0xFF,0xC0,0x3F, +0xFF,0xF0,0x3F,0x19,0xF8,0x1F,0x0C,0x3E,0x1F,0x06, +0x1F,0x0F,0x83,0x07,0xC7,0x81,0x83,0xE3,0xC0,0xC1, +0xE4,0x3C,0x0C,0x00,0x43,0xE0,0xC0,0x00,0xF8,0x60, +0x00,0x7F,0x30,0x00,0x1F,0xF8,0x00,0x07,0xFF,0xC0, +0x00,0xFF,0xF8,0x00,0x0F,0xFF,0x00,0x01,0xFF,0xC0, +0x00,0xC7,0xF0,0x00,0x61,0xF8,0x00,0x30,0x7C,0x00, +0x18,0x1F,0x18,0x0C,0x0F,0xCF,0xC0,0xC0,0xFB,0xF0, +0x60,0x7C,0xF8,0x30,0x7C,0x7E,0x18,0x7E,0x1F,0x8C, +0x7E,0x07,0xFF,0xFE,0x01,0xFF,0xFE,0x00,0x7F,0xFE, +0x00,0x07,0xF8,0x05,0x80,0x0C,0x00,0x00,0x13,0xCA, +0x60,0x5A,0x07,0xC0,0x00,0x1E,0x00,0x1F,0xF0,0x00, +0x1E,0x00,0x3F,0xF8,0x00,0x3C,0x00,0x7C,0x7C,0x00, +0x3C,0x00,0x78,0x3E,0x00,0x78,0x00,0x78,0x1E,0x00, +0x70,0x00,0xF0,0x1E,0x00,0xF0,0x00,0xF0,0x0E,0x00, +0xE0,0x00,0xF0,0x0E,0x01,0xE0,0x00,0xF0,0x0F,0x01, +0xC0,0x00,0xF0,0x0F,0x03,0xC0,0x00,0xF0,0x0F,0x03, +0x80,0x00,0xF0,0x1E,0x07,0x80,0x00,0xF0,0x1E,0x0F, +0x00,0x00,0x70,0x1E,0x0F,0x00,0x00,0x78,0x3E,0x1E, +0x00,0x00,0x7C,0x7C,0x1E,0x00,0x00,0x3F,0xF8,0x3C, +0x0F,0xC0,0x1F,0xF0,0x38,0x1F,0xF0,0x07,0xC0,0x78, +0x3F,0xF8,0x00,0x00,0x70,0x7C,0x7C,0x00,0x00,0xF0, +0x78,0x3C,0x00,0x00,0xE0,0xF0,0x1E,0x00,0x01,0xE0, +0xF0,0x1E,0x00,0x01,0xC0,0xF0,0x1E,0x00,0x03,0xC0, +0xF0,0x1E,0x00,0x07,0x80,0xF0,0x1E,0x00,0x07,0x80, +0xE0,0x1F,0x00,0x01,0xE0,0x1E,0x03,0xC0,0x03,0xC0, +0x1E,0x03,0xC0,0x03,0x80,0x1E,0x03,0xC0,0x07,0x80, +0x0F,0x07,0x80,0x07,0x00,0x0F,0x8F,0x80,0x0F,0x00, +0x07,0xFF,0x00,0x0E,0x00,0x03,0xFE,0x00,0x1E,0x00, +0x00,0xF8,0x00,0x0F,0x4A,0x40,0x44,0x00,0x1F,0x80, +0x00,0x01,0xFF,0xC0,0x00,0x07,0xFF,0xC0,0x00,0x1F, +0xFF,0xC0,0x00,0x3E,0x0F,0xC0,0x00,0xF8,0x0F,0x80, +0x01,0xF0,0x0F,0x00,0x80,0x78,0x03,0xC0,0x20,0x1F, +0x01,0xF0,0x00,0x1F,0x07,0xC0,0x00,0x3F,0x1F,0x00, +0x00,0x3F,0xFC,0x00,0x00,0x3F,0xF0,0x00,0x00,0x7F, +0xC0,0x00,0x00,0xFF,0x00,0x00,0x07,0xFE,0x00,0x00, +0x1F,0xFE,0x00,0x00,0xFE,0x7E,0x06,0x03,0xF8,0x7E, +0x1F,0x07,0xC0,0x7E,0x3E,0x1F,0x00,0xFE,0x7C,0x3E, +0x00,0xFF,0xF0,0xF8,0x00,0xFF,0xE1,0xF0,0x00,0xFF, +0x83,0xE0,0x00,0xFF,0x07,0xC0,0x00,0xFC,0x0F,0xC0, +0x01,0xFC,0x0F,0x80,0x03,0xFC,0x1F,0x80,0x0F,0xFC, +0x1F,0x80,0x7F,0xFC,0x3F,0x83,0xFD,0xFC,0x3F,0xFF, +0xF3,0xF8,0x3F,0xFF,0xC3,0xF0,0x1F,0xFE,0x01,0xC0, +0x0F,0xE0,0x01,0x00,0x02,0x9A,0x4C,0x15,0xBF,0x7E, +0x5F,0x0E,0x06,0x5E,0x7B,0x22,0x00,0x70,0x07,0x00, +0x7A,0x00,0xF2,0x01,0xE2,0x03,0xC2,0x07,0x80,0x7C, +0x10,0x78,0x10,0xF8,0x10,0xF0,0x1B,0xF0,0x15,0xF0, +0x10,0xF0,0x10,0xF8,0x10,0x78,0x03,0xE0,0x81,0xE0, +0x80,0xF0,0x80,0x78,0x80,0x3C,0x00,0xF0,0x03,0x80, +0x0E,0x06,0x5E,0x7B,0x22,0xF0,0x03,0x80,0x0E,0x00, +0x78,0x01,0xC0,0x0F,0x04,0x07,0x84,0x83,0xC4,0x01, +0xE4,0x01,0xF4,0x00,0xF6,0x00,0xF8,0x03,0xF0,0x07, +0xE0,0x07,0xA0,0x0F,0xA0,0x0F,0x20,0x1E,0x01,0xF1, +0x01,0xE0,0x1E,0x00,0xE0,0x0F,0x00,0x70,0x07,0x00, +0x78,0x00,0x08,0x20,0x4A,0xA9,0x00,0x78,0x10,0x07, +0x00,0x43,0x86,0x7D,0xCF,0x47,0xFF,0xF8,0xFF,0xF0, +0x0F,0x80,0x0F,0xE0,0x0F,0x78,0x07,0x9E,0x07,0x8F, +0x83,0xC3,0x80,0x40,0x80,0x0C,0x30,0x63,0x3D,0xA0, +0x07,0x80,0x12,0x00,0x78,0x01,0x5F,0xFF,0xFF,0xFA, +0x00,0x78,0x01,0x20,0x07,0x80,0x00,0x02,0x98,0xBC, +0x9D,0x7F,0x83,0x8C,0x73,0xCE,0x30,0x06,0x8A,0x45, +0x23,0x7F,0xFF,0x02,0x8A,0xA0,0x1D,0x7F,0x07,0x4A, +0x00,0x1D,0x00,0x07,0xC0,0x01,0xD0,0x00,0xF0,0x01, +0xC8,0x00,0xF2,0x00,0x38,0x80,0x1E,0x00,0x38,0x40, +0x1E,0x10,0x07,0x04,0x03,0xC0,0x07,0x02,0x03,0xC0, +0x80,0xE0,0x20,0x78,0x00,0xE0,0x10,0x78,0x04,0x1C, +0x01,0x0F,0x00,0x1C,0x00,0x8F,0x00,0x00,0x0C,0x4A, +0x40,0x38,0x00,0xFF,0x00,0x01,0xFF,0xE0,0x01,0xFF, +0xF8,0x01,0xFF,0xFE,0x01,0xF8,0x1F,0x80,0xF8,0x07, +0xC0,0xF8,0x01,0xF0,0x78,0x00,0x79,0x0F,0x80,0x07, +0xD0,0xF0,0x00,0x3D,0xBF,0x00,0x03,0xF9,0xF0,0x00, +0x3F,0x0F,0x00,0x03,0xD0,0xF8,0x00,0x7C,0x3C,0x00, +0x3C,0x1F,0x00,0x3E,0x07,0xC0,0x3E,0x03,0xF0,0x3F, +0x00,0xFF,0xFF,0x00,0x3F,0xFF,0x00,0x0F,0xFF,0x00, +0x01,0xFC,0x00,0x06,0xCA,0xC0,0x38,0x00,0x3C,0x00, +0x3C,0x01,0xF0,0x0F,0xC0,0x7F,0x03,0xFC,0x1F,0xF1, +0xFB,0xDF,0xCF,0x7E,0x3D,0xE0,0xF7,0x03,0xD0,0x0F, +0xD0,0x07,0xE8,0x03,0xF4,0x01,0xF0,0x00,0xF0,0x0C, +0x4A,0x40,0x38,0x00,0xFF,0x00,0x01,0xFF,0xF0,0x03, +0xFF,0xFC,0x03,0xFF,0xFF,0x03,0xF8,0x0F,0xC1,0xF0, +0x03,0xF4,0x3E,0x00,0x1F,0x1E,0x00,0x07,0xA3,0xE0, +0x00,0x7C,0x00,0x00,0x3E,0x00,0x00,0x1E,0x80,0x00, +0x03,0xE0,0x00,0x03,0xE0,0x00,0x03,0xF0,0x00,0x03, +0xF0,0x00,0x03,0xF0,0x00,0x03,0xF0,0x00,0x03,0xF0, +0x00,0x03,0xF0,0x00,0x03,0xF0,0x00,0x03,0xF0,0x00, +0x03,0xF0,0x00,0x07,0xF0,0x00,0x07,0xF0,0x00,0x07, +0xF0,0x00,0x07,0xF0,0x00,0x03,0xE0,0x00,0x03,0xE0, +0x00,0x03,0xF0,0x00,0x01,0xF0,0x00,0x02,0xBF,0xFF, +0xFF,0xC0,0x0C,0x4A,0x40,0x38,0x00,0xFE,0x00,0x01, +0xFF,0xE0,0x03,0xFF,0xF8,0x03,0xFF,0xFE,0x03,0xF8, +0x1F,0x81,0xF0,0x07,0xC4,0x3E,0x00,0x3E,0x1E,0x00, +0x0F,0x07,0x00,0x07,0x92,0x00,0x00,0xF8,0x00,0x01, +0xF8,0x00,0x03,0xF8,0x00,0x1F,0xF8,0x00,0x0F,0xF0, +0x00,0x07,0xFF,0x00,0x03,0xFF,0xC0,0x00,0x03,0xF0, +0x00,0x00,0xFC,0x00,0x00,0x3E,0xA0,0x00,0x01,0xF3, +0xC0,0x00,0xFC,0x7C,0x00,0x0F,0xC3,0xE0,0x01,0xF0, +0xF8,0x01,0xF0,0x7F,0x03,0xF8,0x1F,0xFF,0xF8,0x07, +0xFF,0xF8,0x00,0xFF,0xF0,0x00,0x1F,0xE0,0x00,0x0C, +0xCA,0x20,0x38,0x00,0x00,0xF0,0x40,0x00,0x0F,0x80, +0x00,0x07,0xE0,0x00,0x03,0xF8,0x20,0x00,0x3F,0xC0, +0x00,0x1F,0xF0,0x00,0x0F,0xFC,0x00,0x03,0xDF,0x00, +0x01,0xE7,0xC0,0x00,0xF9,0xF0,0x00,0x3C,0x7C,0x00, +0x1E,0x1F,0x00,0x0F,0x87,0xC0,0x03,0xC1,0xF0,0x01, +0xE0,0x7C,0x00,0xF8,0x1F,0x00,0x7C,0x07,0xC0,0x1E, +0x01,0xF0,0x0F,0x00,0x7C,0x07,0xC0,0x1F,0x01,0xE0, +0x07,0xC0,0xF0,0x01,0xF0,0x57,0xFF,0xFF,0xFF,0x40, +0x00,0x7C,0x10,0x00,0x03,0xE0,0x0C,0x4A,0x40,0x39, +0x41,0xFF,0xFF,0xC0,0xF0,0x00,0x08,0x1F,0x00,0x00, +0x91,0xE0,0x00,0x08,0x3E,0x00,0x00,0x1E,0x3F,0x80, +0x0F,0x7F,0xF8,0x07,0xFF,0xFE,0x07,0xFF,0xFF,0x83, +0xF8,0x0F,0xE1,0xF8,0x01,0xF8,0xF8,0x00,0x7C,0x00, +0x00,0x3F,0x90,0x00,0x01,0xF8,0x00,0x00,0x0F,0x00, +0x00,0x0F,0xC7,0xC0,0x00,0xF9,0xF0,0x00,0x7C,0xF8, +0x00,0x7C,0x7E,0x00,0x3E,0x1F,0x00,0x3E,0x0F,0xE0, +0x7E,0x03,0xFF,0xFF,0x00,0xFF,0xFF,0x00,0x1F,0xFE, +0x00,0x03,0xFC,0x00,0x0C,0x4A,0x40,0x38,0x00,0x7F, +0x80,0x00,0xFF,0xF0,0x01,0xFF,0xFC,0x01,0xFF,0xFF, +0x00,0xFC,0x0F,0xC0,0xF8,0x03,0xE4,0x1F,0x00,0x1F, +0x1F,0x00,0x07,0x8F,0x80,0x00,0x10,0xF0,0x00,0x00, +0xF8,0x00,0x00,0x7C,0x1F,0xC0,0x3E,0x3F,0xF8,0x1E, +0x7F,0xFE,0x0F,0x7F,0xFF,0x87,0xFC,0x07,0xE3,0xFC, +0x01,0xF9,0xFC,0x00,0x7C,0xFC,0x00,0x1E,0x7E,0x00, +0x0F,0xD7,0xC0,0x00,0xFC,0x3C,0x00,0x0F,0x9F,0x00, +0x07,0x8F,0x80,0x07,0xC3,0xE0,0x03,0xE1,0xF8,0x03, +0xE0,0x7E,0x07,0xF0,0x1F,0xFF,0xF0,0x07,0xFF,0xF0, +0x00,0xFF,0xE0,0x00,0x1F,0xC0,0x00,0x0C,0x4A,0x40, +0x39,0x5F,0xFF,0xFF,0xE0,0x00,0x03,0xE8,0x00,0x00, +0x7C,0x00,0x00,0x7C,0x00,0x00,0x7C,0x00,0x00,0x7E, +0x00,0x00,0x3E,0x08,0x00,0x07,0xC0,0x80,0x00,0xF8, +0x08,0x00,0x1F,0x00,0x80,0x03,0xE0,0x09,0x00,0x7C, +0x00,0x80,0x0F,0x80,0x00,0x07,0x80,0x04,0x80,0xF8, +0x00,0x00,0x78,0x00,0x28,0x0F,0x80,0x02,0x80,0xF0, +0x00,0x00,0x0C,0x4A,0x40,0x38,0x00,0xFF,0x00,0x01, +0xFF,0xE0,0x01,0xFF,0xF8,0x01,0xFF,0xFE,0x01,0xF8, +0x1F,0x81,0xF8,0x07,0xE0,0xF8,0x01,0xF0,0x78,0x00, +0x79,0x27,0x80,0x07,0xC3,0xE0,0x03,0xC1,0xF0,0x03, +0xE0,0x7C,0x03,0xF0,0x3F,0x03,0xF0,0x07,0xFF,0xF0, +0x01,0xFF,0xE0,0x01,0xFF,0xF8,0x03,0xFF,0xFF,0x03, +0xF8,0x1F,0xC3,0xF0,0x03,0xF1,0xF0,0x00,0xF8,0xF0, +0x00,0x3F,0x1F,0x00,0x03,0xF1,0xF0,0x00,0x1F,0x1F, +0x00,0x03,0xE7,0xC0,0x01,0xF3,0xE0,0x01,0xF1,0xF8, +0x01,0xF8,0x7F,0x01,0xF8,0x1F,0xFF,0xF8,0x07,0xFF, +0xF8,0x00,0xFF,0xF8,0x00,0x1F,0xE0,0x00,0x0C,0x4A, +0x40,0x38,0x00,0xFE,0x00,0x01,0xFF,0xC0,0x03,0xFF, +0xF8,0x03,0xFF,0xFE,0x03,0xF8,0x1F,0x81,0xF8,0x03, +0xE1,0xF8,0x01,0xF0,0xF8,0x00,0x7C,0x78,0x00,0x1E, +0x7C,0x00,0x0F,0x67,0xC0,0x00,0xFC,0x3E,0x00,0x1F, +0x8F,0x80,0x1F,0xC7,0xF0,0x3F,0xE1,0xFF,0xFE,0xF0, +0x7F,0xFE,0x78,0x1F,0xFC,0x3C,0x01,0xF8,0x3E,0x00, +0x00,0x1F,0x80,0x00,0x01,0xE0,0x00,0x01,0xF1,0xE0, +0x00,0xF8,0xF0,0x00,0x78,0x7C,0x00,0x7C,0x1F,0x00, +0x7C,0x0F,0xC0,0xFC,0x03,0xFF,0xFE,0x00,0xFF,0xFE, +0x00,0x3F,0xFC,0x00,0x07,0xF8,0x00,0x02,0xB4,0xA0, +0x1D,0x7F,0xD0,0x68,0x20,0x17,0xF0,0x02,0xC2,0xBC, +0x9D,0x7F,0xD0,0x68,0x20,0x17,0xF8,0x38,0xC7,0x3C, +0xE3,0x00,0x0C,0x30,0x63,0x3C,0x00,0x00,0x01,0x00, +0x00,0x07,0x80,0x00,0x0F,0xC0,0x00,0x3F,0xE0,0x00, +0x7F,0xE0,0x00,0xFF,0x80,0x03,0xFF,0x00,0x07,0xFE, +0x00,0x1F,0xF8,0x00,0x3F,0xF0,0x00,0x3F,0xC0,0x00, +0x23,0xF0,0x00,0x01,0xFE,0x00,0x00,0x7F,0xE0,0x00, +0x0F,0xFC,0x00,0x00,0xFF,0xC0,0x00,0x1F,0xF8,0x00, +0x01,0xFF,0x00,0x00,0x3F,0xF0,0x00,0x03,0xFC,0x00, +0x00,0x7E,0x00,0x00,0x0F,0x00,0x00,0x00,0x80,0x0C, +0x1E,0x65,0xBD,0x5F,0xFF,0xFF,0xFA,0x00,0x00,0x01, +0x5F,0xFF,0xFF,0xE0,0x0C,0x30,0x63,0x3C,0x80,0x00, +0x00,0x70,0x00,0x00,0x3F,0x00,0x00,0x1F,0xE0,0x00, +0x07,0xFE,0x00,0x00,0xFF,0xC0,0x00,0x0F,0xFC,0x00, +0x01,0xFF,0x80,0x00,0x3F,0xF0,0x00,0x03,0xFF,0x00, +0x00,0x7F,0xE0,0x00,0x00,0xFC,0x00,0x03,0xFE,0x00, +0x07,0xFE,0x00,0x0F,0xF8,0x00,0x3F,0xF0,0x00,0x7F, +0xE0,0x01,0xFF,0x80,0x03,0xFF,0x00,0x03,0xFC,0x00, +0x01,0xF8,0x00,0x00,0xE0,0x00,0x00,0x40,0x00,0x00, +0x00,0x0C,0x4A,0x40,0x38,0x00,0xFF,0x00,0x01,0xFF, +0xF0,0x03,0xFF,0xFC,0x03,0xFF,0xFF,0x03,0xF8,0x1F, +0xC1,0xF0,0x03,0xF4,0x3E,0x00,0x1F,0x1E,0x00,0x07, +0xDF,0x00,0x03,0xE7,0x80,0x01,0xF0,0x00,0x00,0xF8, +0x00,0x00,0x78,0x00,0x00,0x7C,0x00,0x00,0x7E,0x00, +0x00,0x7E,0x00,0x00,0x7E,0x00,0x00,0x7E,0x00,0x00, +0x7E,0x00,0x00,0x7E,0x00,0x00,0x7E,0x00,0x00,0x3E, +0x01,0x00,0x07,0xC0,0x14,0x00,0x78,0x01,0x40,0x00, +0x00,0x16,0x00,0xFC,0x00,0x17,0xDE,0x7B,0x68,0x00, +0x00,0x1F,0xFC,0x00,0x00,0x00,0x01,0xFF,0xFF,0x80, +0x00,0x00,0x07,0xFF,0xFF,0xF0,0x00,0x00,0x1F,0xFF, +0xFF,0xF8,0x00,0x00,0x7F,0xC0,0x03,0xFE,0x00,0x00, +0xFE,0x00,0x00,0x7F,0x00,0x01,0xF8,0x00,0x00,0x1F, +0x80,0x03,0xF0,0x00,0x00,0x0F,0xC0,0x07,0xC0,0x00, +0x00,0x07,0xC0,0x07,0x80,0x00,0x00,0x03,0xE0,0x0F, +0x00,0x1F,0x80,0x01,0xF0,0x1F,0x00,0x7F,0xE3,0xE0, +0xF0,0x1E,0x00,0xFF,0xF3,0xE0,0xF0,0x3C,0x03,0xFF, +0xFB,0xC0,0x78,0x3C,0x03,0xF0,0x7F,0xC0,0x78,0x78, +0x07,0xC0,0x1F,0xC0,0x38,0x78,0x0F,0x80,0x1F,0xC0, +0x3C,0x78,0x1F,0x80,0x0F,0xC0,0x3C,0x70,0x1F,0x00, +0x0F,0x80,0x3C,0xF0,0x1E,0x00,0x0F,0x80,0x3D,0x1E, +0x07,0xC0,0x01,0xF0,0x07,0x9E,0x07,0x80,0x01,0xF0, +0x07,0x23,0x81,0xF0,0x00,0x3C,0x01,0xE3,0x81,0xF0, +0x00,0x7C,0x01,0xE3,0xC1,0xF0,0x00,0x7C,0x03,0xC3, +0xC1,0xF0,0x00,0x78,0x03,0xC3,0xC1,0xF0,0x00,0xF8, +0x07,0x83,0xC0,0xF0,0x01,0xF8,0x0F,0x83,0xC0,0xF8, +0x01,0xF8,0x1F,0x01,0xC0,0xFC,0x03,0xF8,0x3E,0x01, +0xE0,0x7E,0x0F,0xFC,0xFC,0x01,0xE0,0x3F,0xFE,0xFF, +0xF8,0x00,0xF0,0x3F,0xFC,0xFF,0xF0,0x00,0xF0,0x0F, +0xF8,0x7F,0xC0,0x00,0x78,0x07,0xE0,0x3F,0x00,0xF8, +0x7C,0x00,0x00,0x00,0x01,0xF0,0x3E,0x00,0x00,0x00, +0x03,0xE0,0x1F,0x00,0x00,0x00,0x07,0xC0,0x0F,0xC0, +0x00,0x00,0x1F,0x80,0x07,0xF0,0x00,0x00,0x7F,0x00, +0x03,0xFF,0x00,0x03,0xFE,0x00,0x00,0xFF,0xFF,0xFF, +0xF8,0x00,0x00,0x3F,0xFF,0xFF,0xF0,0x00,0x00,0x0F, +0xFF,0xFF,0x80,0x00,0x00,0x00,0xFF,0xF8,0x00,0x00, +0x11,0x4A,0x00,0x44,0x00,0x03,0xE0,0x00,0x20,0x00, +0x1F,0xC0,0x00,0x00,0x03,0xFC,0x00,0x10,0x00,0x1E, +0xF0,0x00,0x00,0x07,0xDF,0x00,0x00,0x00,0xF9,0xE0, +0x00,0x00,0x1E,0x3E,0x00,0x00,0x07,0xC7,0xC0,0x00, +0x00,0xF8,0x78,0x00,0x00,0x1E,0x0F,0x80,0x00,0x07, +0xC1,0xF0,0x00,0x00,0xF8,0x1F,0x00,0x40,0x07,0xC0, +0x7C,0x00,0x00,0xF0,0x07,0xC0,0x00,0x3E,0x00,0xF8, +0x00,0x07,0xC0,0x0F,0x80,0x00,0xF0,0x01,0xF0,0x00, +0x3E,0x00,0x3E,0x00,0x07,0xC0,0x03,0xE0,0x01,0xFF, +0xFF,0xFC,0x08,0x07,0xFF,0xFF,0xF8,0x01,0xFF,0xFF, +0xFF,0x04,0x07,0xC0,0x00,0x3E,0x01,0xF0,0x00,0x07, +0xE0,0x3E,0x00,0x00,0x7C,0x0F,0x80,0x00,0x0F,0x81, +0xF0,0x00,0x01,0xF8,0x3E,0x00,0x00,0x1F,0x0F,0x80, +0x00,0x03,0xF1,0xF0,0x00,0x00,0x3E,0x7E,0x00,0x00, +0x07,0xCF,0x80,0x00,0x00,0xFC,0x0D,0xCA,0x80,0x44, +0xFF,0xFF,0xC0,0x0F,0xFF,0xFF,0x80,0xFF,0xFF,0xFC, +0x0F,0xFF,0xFF,0xE0,0xF8,0x00,0xFF,0x0F,0x80,0x01, +0xF9,0x1F,0x00,0x01,0xF1,0xF0,0x00,0x0F,0x1F,0x00, +0x00,0xFA,0x3E,0x00,0x01,0xE4,0x7C,0x00,0x07,0xC7, +0xC0,0x00,0xF8,0x7C,0x00,0x3F,0x07,0xFF,0xFF,0xE0, +0x7F,0xFF,0xFC,0x07,0xFF,0xFF,0xE0,0x7F,0xFF,0xFF, +0x87,0xC0,0x03,0xFC,0x7C,0x00,0x07,0xE7,0xC0,0x00, +0x3E,0xDF,0x80,0x00,0x3E,0xF8,0x00,0x07,0xEF,0x80, +0x00,0xFC,0xF8,0x00,0x7F,0xCF,0xFF,0xFF,0xF8,0xFF, +0xFF,0xFF,0x0F,0xFF,0xFF,0xC0,0xFF,0xFF,0xE0,0x00, +0x10,0x4A,0x60,0x4A,0x00,0x0F,0xF8,0x00,0x00,0x3F, +0xFF,0x80,0x00,0x7F,0xFF,0xF0,0x00,0x7F,0xFF,0xFC, +0x00,0x7F,0x80,0xFF,0x00,0x7E,0x00,0x1F,0xC0,0x7E, +0x00,0x07,0xE0,0x7E,0x00,0x01,0xF8,0x3E,0x00,0x00, +0x7C,0x3E,0x00,0x00,0x3F,0x1F,0x00,0x00,0x0F,0x9F, +0x80,0x00,0x07,0x1B,0xF0,0x00,0x00,0x01,0x7F,0x00, +0x00,0x00,0x0F,0x80,0x00,0x01,0x83,0xE0,0x00,0x00, +0xFC,0x3E,0x00,0x00,0x1F,0x0F,0x80,0x00,0x1F,0x87, +0xE0,0x00,0x1F,0x81,0xF8,0x00,0x1F,0xC0,0x7E,0x00, +0x1F,0xC0,0x3F,0xE0,0x3F,0xC0,0x07,0xFF,0xFF,0xC0, +0x01,0xFF,0xFF,0xC0,0x00,0x3F,0xFF,0x80,0x00,0x03, +0xFE,0x00,0x00,0x0F,0x4A,0x80,0x4A,0xFF,0xFF,0xE0, +0x01,0xFF,0xFF,0xF8,0x03,0xFF,0xFF,0xF8,0x07,0xFF, +0xFF,0xFC,0x0F,0x80,0x0F,0xFC,0x1F,0x00,0x01,0xFC, +0x3E,0x00,0x01,0xF8,0x7C,0x00,0x01,0xF8,0xF8,0x00, +0x01,0xF1,0xF0,0x00,0x03,0xF4,0x7C,0x00,0x00,0x7D, +0xBF,0x00,0x00,0x0F,0xDF,0xC0,0x00,0x03,0xF3,0xF0, +0x00,0x01,0xF3,0xE0,0x00,0x07,0xE7,0xC0,0x00,0x0F, +0x8F,0x80,0x00,0x3F,0x1F,0x00,0x00,0xFC,0x3E,0x00, +0x03,0xF0,0x7C,0x00,0x7F,0xE0,0xFF,0xFF,0xFF,0x81, +0xFF,0xFF,0xFC,0x03,0xFF,0xFF,0xF0,0x07,0xFF,0xFE, +0x00,0x00,0x0D,0xCA,0x80,0x45,0x5F,0xFF,0xFF,0xFB, +0x7E,0x00,0x00,0x05,0xFC,0x00,0x00,0x0A,0xFF,0xFF, +0xFF,0x9B,0xF0,0x00,0x00,0x33,0xE0,0x00,0x00,0x57, +0xFF,0xFF,0xFF,0x0C,0xCA,0x80,0x3F,0x5F,0xFF,0xFF, +0xFD,0xF8,0x00,0x00,0x5F,0xC0,0x00,0x02,0xBF,0xFF, +0xFF,0x1B,0xF0,0x00,0x00,0xDF,0x80,0x00,0x04,0xFC, +0x00,0x00,0x00,0x10,0xCA,0x60,0x50,0x00,0x07,0xFE, +0x00,0x00,0x0F,0xFF,0xF0,0x00,0x0F,0xFF,0xFF,0x00, +0x0F,0xFF,0xFF,0xE0,0x07,0xFC,0x03,0xFC,0x03,0xF8, +0x00,0x3F,0x81,0xFC,0x00,0x03,0xE0,0x7E,0x00,0x00, +0xFC,0x3F,0x00,0x00,0x1F,0x0F,0x80,0x00,0x03,0xE7, +0xC0,0x00,0x00,0xF9,0xF0,0x00,0x00,0x30,0x7C,0x00, +0x00,0x00,0x5F,0xC0,0x00,0x00,0x02,0xBE,0x00,0x0F, +0xFF,0xF1,0xF0,0x00,0x00,0x0F,0x7E,0x00,0x00,0x03, +0xE1,0xF0,0x00,0x00,0x1E,0x3E,0x00,0x00,0x07,0x8F, +0xC0,0x00,0x01,0xE1,0xF8,0x00,0x00,0xF8,0x7F,0x00, +0x00,0x7E,0x0F,0xE0,0x00,0x7F,0x81,0xFF,0x00,0xFF, +0xC0,0x1F,0xFF,0xFF,0xC0,0x03,0xFF,0xFF,0xC0,0x00, +0x3F,0xFF,0xC0,0x00,0x00,0xFF,0x80,0x00,0x0E,0xCA, +0x80,0x4B,0xBF,0x00,0x00,0x1F,0xDF,0x80,0x00,0x0F, +0xBE,0x00,0x00,0x3F,0x5F,0xFF,0xFF,0xFF,0xDF,0x80, +0x00,0x0F,0xEF,0xC0,0x00,0x07,0xEB,0xE0,0x00,0x03, +0xE0,0x02,0xCA,0xA0,0x1D,0xBF,0xDF,0xEF,0xF7,0xFB, +0xF8,0xF8,0x0A,0xCA,0x20,0x35,0xA0,0x00,0x1F,0xD0, +0x00,0x0F,0xE8,0x00,0x07,0xE8,0x00,0x03,0xE7,0x80, +0x0F,0xC7,0xC0,0x07,0x8F,0x00,0x3E,0x87,0xC0,0x1F, +0x1F,0x80,0xFC,0x3F,0x8F,0xE0,0xFF,0xFF,0x81,0xFF, +0xFC,0x03,0xFF,0xC0,0x01,0xFC,0x00,0x0F,0x4A,0x80, +0x44,0xF8,0x00,0x03,0xF9,0xF0,0x00,0x0F,0xE3,0xE0, +0x00,0x3F,0x87,0xC0,0x00,0xFE,0x0F,0x80,0x03,0xF8, +0x1F,0x00,0x0F,0xE0,0x3E,0x00,0x3F,0x80,0x7C,0x00, +0xFE,0x00,0xF8,0x03,0xF8,0x01,0xF0,0x0F,0xC0,0x03, +0xE0,0x3F,0x00,0x07,0xC0,0xFC,0x00,0x0F,0x83,0xF0, +0x00,0x1F,0x0F,0xC0,0x00,0x3E,0x3F,0x00,0x00,0x7C, +0xFE,0x00,0x00,0xFB,0xFE,0x00,0x01,0xFF,0xFE,0x00, +0x03,0xFF,0x7E,0x00,0x07,0xFC,0xFC,0x00,0x0F,0xF0, +0xFC,0x00,0x1F,0xC0,0xFC,0x00,0x3F,0x00,0xF8,0x00, +0x7C,0x01,0xF8,0x00,0xF8,0x01,0xF8,0x02,0x3E,0x00, +0x3F,0x00,0x7C,0x00,0x3F,0x00,0xF8,0x00,0x3F,0x01, +0xF0,0x00,0x7F,0x03,0xE0,0x00,0x7E,0x07,0xC0,0x00, +0x7E,0x0F,0x80,0x00,0xFE,0x1F,0x00,0x00,0xFC,0x3E, +0x00,0x00,0xFC,0x7C,0x00,0x00,0xFC,0xF8,0x00,0x01, +0xFC,0x0B,0xCA,0x80,0x39,0xBF,0x00,0x00,0x37,0xE0, +0x00,0x06,0xFC,0x00,0x00,0xDF,0x80,0x00,0x17,0xF0, +0x00,0x02,0xBF,0xFF,0xFF,0x80,0x11,0xCA,0x80,0x54, +0xFE,0x00,0x00,0x0F,0xEF,0xF0,0x00,0x00,0xFF,0x1F, +0xE0,0x00,0x03,0xFD,0xFF,0x00,0x00,0x3F,0xDF,0xF0, +0x00,0x07,0xFD,0xEF,0x00,0x00,0x7F,0xDE,0xF8,0x00, +0x07,0x7D,0xEF,0x80,0x00,0xF7,0xDE,0x78,0x00,0x0F, +0x7D,0xE7,0xC0,0x00,0xE7,0xDE,0x7C,0x00,0x1E,0x7D, +0xE3,0xC0,0x01,0xE7,0xDE,0x3E,0x00,0x1C,0x7D,0xE3, +0xE0,0x03,0xC7,0xDE,0x1E,0x00,0x3C,0x7D,0xE1,0xE0, +0x03,0x87,0xDE,0x1F,0x00,0x78,0x7D,0xE0,0xF0,0x07, +0x87,0xDE,0x0F,0x00,0x70,0x7D,0xE0,0xF8,0x0F,0x07, +0xDE,0x07,0x80,0xF0,0x7D,0xE0,0x78,0x1E,0x07,0xDE, +0x07,0xC1,0xE0,0x7D,0xE0,0x3C,0x1E,0x07,0xDE,0x03, +0xC3,0xC0,0x7D,0xE0,0x3E,0x3C,0x07,0xDE,0x01,0xE3, +0xC0,0x7D,0xE0,0x1E,0x78,0x07,0xDE,0x01,0xF7,0x80, +0x7D,0xE0,0x0F,0x78,0x07,0xDE,0x00,0xF7,0x00,0x7D, +0xE0,0x0F,0xF0,0x07,0xDE,0x00,0x7F,0x00,0x7E,0x3C, +0x00,0xFC,0x00,0xFB,0xC0,0x07,0xC0,0x0F,0x80,0x0E, +0xCA,0x80,0x4A,0xF8,0x00,0x00,0xFB,0xF0,0x00,0x03, +0xF1,0xFC,0x00,0x01,0xF8,0xFF,0x00,0x00,0xFB,0xFE, +0x00,0x03,0xF1,0xFF,0x80,0x01,0xF7,0xDF,0x00,0x07, +0xDF,0x7E,0x00,0x1F,0x7C,0xF8,0x00,0x7D,0xF1,0xF0, +0x01,0xF7,0xC7,0xE0,0x07,0xDF,0x0F,0x80,0x1F,0x7C, +0x3F,0x00,0x7D,0xF0,0x7E,0x01,0xF7,0xC0,0xF8,0x07, +0xDF,0x03,0xF0,0x1F,0x7C,0x07,0xE0,0x7D,0xF0,0x0F, +0x81,0xF7,0xC0,0x3F,0x07,0xDF,0x00,0x7E,0x1F,0x7C, +0x00,0xF8,0x7D,0xF0,0x03,0xF1,0xF7,0xC0,0x07,0xE7, +0xDF,0x00,0x0F,0x9F,0x7C,0x00,0x3F,0x7D,0xF0,0x00, +0x7F,0xF8,0xF8,0x00,0x1F,0xFB,0xE0,0x00,0x3F,0xF1, +0xF0,0x00,0x0F,0xF7,0xC0,0x00,0x1F,0xE3,0xE0,0x00, +0x07,0xE0,0x11,0xCA,0x40,0x50,0x00,0x07,0xFC,0x00, +0x00,0x03,0xFF,0xF8,0x00,0x00,0xFF,0xFF,0xE0,0x00, +0x1F,0xFF,0xFF,0x80,0x03,0xFC,0x07,0xFC,0x00,0x7F, +0x00,0x0F,0xE0,0x0F,0xC0,0x00,0x7F,0x01,0xF8,0x00, +0x01,0xF0,0x1F,0x00,0x00,0x1F,0x83,0xF0,0x00,0x00, +0xFD,0x07,0xC0,0x00,0x00,0xFA,0xDF,0x00,0x00,0x00, +0xFC,0xFC,0x00,0x00,0x01,0xF3,0xC0,0x00,0x00,0x1F, +0xA7,0xC0,0x00,0x00,0x3F,0x07,0xC0,0x00,0x00,0xF8, +0x7E,0x00,0x00,0x1F,0x83,0xE0,0x00,0x03,0xF0,0x3F, +0x00,0x00,0x3E,0x01,0xF8,0x00,0x0F,0xE0,0x0F,0xE0, +0x01,0xFC,0x00,0x7F,0x80,0x7F,0x80,0x03,0xFF,0xFF, +0xF0,0x00,0x0F,0xFF,0xFC,0x00,0x00,0x7F,0xFF,0x00, +0x00,0x00,0x7F,0x80,0x00,0x0E,0x4A,0x80,0x44,0xFF, +0xFF,0xF0,0x07,0xFF,0xFF,0xF0,0x3F,0xFF,0xFF,0xC1, +0xFF,0xFF,0xFF,0x0F,0x80,0x07,0xFC,0x7C,0x00,0x07, +0xF3,0xE0,0x00,0x1F,0x9F,0x00,0x00,0x7C,0xF8,0x00, +0x03,0xFA,0xF8,0x00,0x01,0xF7,0xC0,0x00,0x1F,0xBE, +0x00,0x00,0xF9,0xF0,0x00,0x0F,0xCF,0x80,0x00,0xFC, +0x7C,0x00,0x1F,0xE3,0xFF,0xFF,0xFE,0x1F,0xFF,0xFF, +0xE0,0xFF,0xFF,0xFE,0x07,0xFF,0xFF,0x80,0x6F,0xC0, +0x00,0x00,0x6F,0xC0,0x00,0x00,0x3E,0x00,0x00,0x00, +0x12,0x4E,0x5F,0x50,0x00,0x07,0xFC,0x00,0x00,0x01, +0xFF,0xFC,0x00,0x00,0x3F,0xFF,0xF8,0x00,0x03,0xFF, +0xFF,0xF0,0x00,0x3F,0xC0,0x7F,0xC0,0x03,0xF8,0x00, +0x7F,0x00,0x3F,0x00,0x01,0xF8,0x03,0xF0,0x00,0x07, +0xE0,0x1F,0x00,0x00,0x1F,0x81,0xF0,0x00,0x00,0x7C, +0x0F,0x80,0x00,0x03,0xF2,0x1F,0x00,0x00,0x01,0xF0, +0xF8,0x00,0x00,0x07,0xDB,0xF0,0x00,0x00,0x07,0xCF, +0x80,0x00,0x00,0x3E,0x3C,0x00,0x00,0x01,0xF1,0xF0, +0x00,0x00,0x0F,0xA1,0xF0,0x00,0x00,0x1F,0x07,0xC0, +0x00,0x01,0xF8,0x3E,0x00,0x18,0x0F,0x80,0xF8,0x00, +0xF0,0xFC,0x07,0xE0,0x0F,0xEF,0xC0,0x1F,0x80,0x7F, +0xFC,0x00,0x7F,0x00,0x7F,0xE0,0x01,0xFE,0x03,0xFE, +0x00,0x07,0xFF,0xFF,0xF8,0x00,0x1F,0xFF,0xFF,0xF0, +0x00,0x3F,0xFF,0x9F,0xE0,0x00,0x3F,0xE0,0x3F,0x80, +0x00,0x00,0x00,0x78,0x00,0x00,0x00,0x00,0xC0,0x10, +0x4A,0x80,0x4A,0xFF,0xFF,0xFC,0x00,0x7F,0xFF,0xFF, +0xC0,0x3F,0xFF,0xFF,0xF0,0x1F,0xFF,0xFF,0xFC,0x0F, +0x80,0x00,0xFF,0x07,0xC0,0x00,0x1F,0x83,0xE0,0x00, +0x07,0xE3,0x3E,0x00,0x00,0x3E,0x1F,0x00,0x00,0x3F, +0x0F,0x80,0x00,0x3F,0x07,0xC0,0x00,0x7F,0x03,0xFF, +0xFF,0xFF,0x01,0xFF,0xFF,0xFF,0x00,0xFF,0xFF,0xFE, +0x00,0x7F,0xFF,0xF8,0x00,0x3E,0x00,0xFC,0x00,0x1F, +0x00,0x1F,0x80,0x0F,0x80,0x07,0xE0,0x08,0xF8,0x00, +0x3F,0x00,0x7C,0x00,0x0F,0xC0,0x47,0xC0,0x00,0x7E, +0x03,0xE0,0x00,0x1F,0x82,0x3E,0x00,0x00,0xFC,0x23, +0xE0,0x00,0x07,0xE1,0xF0,0x00,0x01,0xF9,0x1F,0x00, +0x00,0x0F,0xCF,0x80,0x00,0x03,0xF0,0x0E,0xCA,0x40, +0x44,0x00,0x3F,0xE0,0x00,0x07,0xFF,0xF0,0x00,0x7F, +0xFF,0xF0,0x03,0xFF,0xFF,0xE0,0x1F,0xF0,0x7F,0xC0, +0x7E,0x00,0x3F,0x83,0xF0,0x00,0x3E,0x0F,0x80,0x00, +0xFD,0x07,0x80,0x00,0x3E,0x1E,0x00,0x00,0x7A,0x0F, +0x80,0x00,0x00,0x3F,0x80,0x00,0x00,0x7F,0xC0,0x00, +0x00,0xFF,0xF0,0x00,0x01,0xFF,0xFC,0x00,0x01,0xFF, +0xFE,0x00,0x01,0xFF,0xFE,0x00,0x00,0xFF,0xFC,0x00, +0x00,0x3F,0xF8,0x00,0x00,0x0F,0xF0,0x00,0x00,0x0F, +0xE0,0x00,0x00,0x1F,0xBE,0x00,0x00,0x3F,0x1F,0x00, +0x00,0x0F,0x3E,0x00,0x00,0x3C,0xF8,0x00,0x01,0xF3, +0xF0,0x00,0x07,0xC7,0xE0,0x00,0x3E,0x0F,0xE0,0x03, +0xF8,0x3F,0xF0,0x7F,0xC0,0x7F,0xFF,0xFE,0x00,0x7F, +0xFF,0xF0,0x00,0xFF,0xFF,0x00,0x00,0x3F,0xE0,0x00, +0x0E,0xCA,0x20,0x3F,0x5F,0xFF,0xFF,0xFF,0xD0,0x00, +0xF8,0x00,0x68,0x00,0x7C,0x00,0x34,0x00,0x3E,0x00, +0x1A,0x00,0x1F,0x00,0x0B,0x00,0x0F,0x80,0x00,0x0E, +0xCA,0x80,0x4B,0xBF,0x00,0x00,0x1F,0xDF,0x80,0x00, +0x0F,0xEF,0xC0,0x00,0x07,0xEB,0xE0,0x00,0x03,0xEF, +0x80,0x00,0x0F,0x3E,0x00,0x00,0x7D,0x0F,0x80,0x00, +0x3E,0x3E,0x00,0x01,0xF8,0x7C,0x00,0x0F,0xC1,0xFC, +0x00,0x7F,0x03,0xFE,0x0F,0xF8,0x07,0xFF,0xFF,0xC0, +0x0F,0xFF,0xFE,0x00,0x0F,0xFF,0xE0,0x00,0x07,0xFC, +0x00,0x10,0xCA,0x00,0x44,0xFC,0x00,0x00,0x0F,0xC3, +0xE0,0x00,0x00,0x7E,0x4F,0x80,0x00,0x07,0xD0,0x3E, +0x00,0x00,0x7C,0x0F,0x80,0x00,0x1E,0x20,0x3E,0x00, +0x01,0xF1,0x00,0xF8,0x00,0x1F,0x00,0x3E,0x00,0x07, +0x82,0x00,0xF8,0x00,0x7C,0x00,0x1E,0x00,0x1E,0x00, +0x07,0xC0,0x0F,0x80,0x01,0xF0,0x03,0xC0,0x00,0x3C, +0x00,0xF0,0x00,0x0F,0x80,0x7C,0x00,0x03,0xE0,0x1E, +0x00,0x00,0x78,0x0F,0x80,0x00,0x1F,0x03,0xE0,0x00, +0x03,0xC0,0xF0,0x00,0x00,0xF0,0x7C,0x00,0x00,0x3E, +0x1E,0x00,0x00,0x07,0x87,0x80,0x00,0x01,0xE3,0xE0, +0x00,0x00,0x7C,0xF0,0x00,0x00,0x0F,0x3C,0x00,0x00, +0x03,0xDE,0x00,0x10,0x00,0x0F,0xF0,0x00,0x00,0x03, +0xF8,0x00,0x20,0x00,0x0F,0xC0,0x00,0x17,0x4A,0x20, +0x60,0xF8,0x00,0x0F,0xC0,0x00,0x3E,0x3E,0x00,0x03, +0xF8,0x00,0x1F,0x3C,0x00,0x0F,0xF0,0x00,0x3E,0x7C, +0x00,0x1F,0xE0,0x00,0x78,0xF8,0x00,0x3F,0xE0,0x01, +0xF1,0xF0,0x00,0xFB,0xC0,0x03,0xE1,0xE0,0x01,0xE7, +0x80,0x07,0xC3,0xE0,0x03,0xCF,0x00,0x0F,0x07,0xC0, +0x07,0x9F,0x00,0x3E,0x0F,0x80,0x1F,0x1E,0x00,0x7C, +0x0F,0x00,0x3C,0x3C,0x00,0xF0,0x1E,0x00,0x78,0x7C, +0x01,0xE0,0x3E,0x01,0xF0,0xF8,0x07,0xC0,0x7C,0x03, +0xC0,0xF0,0x0F,0x80,0x78,0x07,0x81,0xE0,0x1E,0x00, +0xF0,0x0F,0x03,0xE0,0x3C,0x01,0xF0,0x3E,0x03,0xC0, +0xF8,0x03,0xE0,0x78,0x07,0x81,0xF0,0x80,0x78,0x1E, +0x01,0xF0,0x78,0x00,0xF0,0x7C,0x01,0xE0,0xF0,0x00, +0xF0,0xF0,0x03,0xC3,0xC0,0x01,0xE1,0xE0,0x07,0xC7, +0x80,0x03,0xC7,0xC0,0x0F,0x8F,0x00,0x07,0x8F,0x00, +0x0F,0x1E,0x04,0x00,0xF3,0xC0,0x03,0xCF,0x00,0x01, +0xEF,0x80,0x03,0xDE,0x00,0x03,0xDE,0x00,0x07,0xBC, +0x00,0x03,0xBC,0x00,0x0F,0xF0,0x00,0x07,0xF8,0x00, +0x1F,0xE0,0x10,0x01,0xFC,0x00,0x03,0xF8,0x04,0x00, +0x3F,0x00,0x00,0xFC,0x00,0x00,0x7C,0x00,0x00,0xF8, +0x00,0x10,0x4A,0x20,0x44,0x7E,0x00,0x00,0x3E,0x1F, +0x80,0x00,0x3F,0x07,0xC0,0x00,0x1F,0x03,0xF0,0x00, +0x1F,0x00,0xFC,0x00,0x1F,0x00,0x3F,0x00,0x1F,0x80, +0x1F,0x80,0x1F,0x80,0x07,0xE0,0x0F,0x80,0x01,0xF8, +0x0F,0x80,0x00,0x7C,0x0F,0xC0,0x00,0x3F,0x0F,0xC0, +0x00,0x0F,0xC7,0xC0,0x00,0x03,0xE7,0xE0,0x00,0x01, +0xFF,0xE0,0x00,0x00,0x7F,0xE0,0x02,0x00,0x03,0xFC, +0x00,0x00,0x00,0xFC,0x00,0x00,0x00,0x7F,0x00,0x00, +0x00,0x7F,0x80,0x00,0x00,0x7F,0xE0,0x00,0x00,0x3F, +0xF8,0x00,0x00,0x3E,0x7C,0x00,0x00,0x3F,0x3F,0x00, +0x00,0x3F,0x0F,0xC0,0x00,0x1F,0x03,0xF0,0x00,0x1F, +0x81,0xF8,0x00,0x1F,0x80,0x7E,0x00,0x1F,0x80,0x1F, +0x80,0x0F,0x80,0x0F,0xC0,0x0F,0xC0,0x03,0xF0,0x0F, +0xC0,0x00,0xFC,0x41,0xF8,0x00,0x07,0xE1,0xF8,0x00, +0x01,0xF9,0xF8,0x00,0x00,0x7E,0xF8,0x00,0x00,0x3F, +0x10,0xCA,0x00,0x44,0xFC,0x00,0x00,0x0F,0x9F,0x80, +0x00,0x07,0xE3,0xF0,0x00,0x03,0xF0,0xFC,0x00,0x00, +0xF8,0x1F,0x80,0x00,0x7E,0x03,0xF0,0x00,0x3F,0x00, +0x7C,0x00,0x0F,0x80,0x1F,0x80,0x07,0xC0,0x03,0xF0, +0x03,0xF0,0x00,0x7C,0x00,0xF8,0x00,0x1F,0x80,0x7C, +0x00,0x03,0xF0,0x3F,0x00,0x00,0x7C,0x0F,0x80,0x00, +0x1F,0x87,0xC0,0x00,0x03,0xE3,0xF0,0x00,0x00,0x7C, +0xF8,0x00,0x00,0x1F,0xFC,0x00,0x00,0x03,0xFE,0x00, +0x00,0x00,0x7F,0x80,0x00,0x00,0x1F,0xC0,0x01,0xA0, +0x00,0x7C,0x00,0x0D,0x00,0x03,0xE0,0x00,0x48,0x00, +0x1F,0x00,0x00,0x0E,0xCA,0x20,0x3F,0x47,0xFF,0xFF, +0xFE,0x00,0x00,0x01,0xF8,0x00,0x00,0x0F,0xC0,0x00, +0x00,0x7F,0x00,0x00,0x01,0xF8,0x00,0x00,0x0F,0xC0, +0x00,0x00,0x7E,0x00,0x00,0x03,0xF0,0x00,0x00,0x1F, +0xC0,0x00,0x00,0x7E,0x00,0x00,0x03,0xF0,0x00,0x00, +0x1F,0x80,0x20,0x00,0x1F,0x80,0x00,0x00,0xFC,0x00, +0x00,0x07,0xE0,0x00,0x00,0x3F,0x00,0x04,0x00,0x3F, +0x00,0x00,0x01,0xF8,0x00,0x00,0x0F,0xC0,0x00,0x00, +0x7E,0x00,0x00,0x01,0xF0,0x00,0x00,0x0F,0xC0,0x00, +0x00,0x7E,0x00,0x00,0x03,0xF0,0x00,0x00,0x1F,0x80, +0x00,0x00,0x7C,0x00,0x00,0x03,0xF0,0x00,0x00,0x1F, +0x80,0x00,0x00,0xAF,0xFF,0xFF,0xFF,0x80,0x05,0x5E, +0x7B,0x1D,0x5F,0xFE,0xFC,0x1B,0xF0,0x6F,0xC1,0xBF, +0x06,0xFC,0x15,0xF0,0x57,0xFE,0x07,0x4A,0x00,0x1D, +0x1E,0x00,0x1C,0x00,0x87,0x80,0x20,0xE0,0x08,0x3C, +0x00,0x38,0x04,0x0F,0x01,0x01,0xC0,0x40,0x78,0x00, +0x70,0x20,0x1E,0x08,0x03,0x82,0x00,0xF0,0x00,0xE1, +0x00,0x3C,0x40,0x07,0x10,0x01,0xE0,0x01,0xC8,0x00, +0x7A,0x00,0x0E,0x80,0x03,0xC0,0x05,0x5E,0x3B,0x1D, +0x5F,0xFE,0x83,0xFA,0x0F,0xE8,0x3F,0xA0,0xFE,0x83, +0xF4,0x0F,0xD7,0xFE,0x0A,0x28,0x48,0xB0,0x00,0xF0, +0x00,0x0F,0x80,0x40,0x0F,0xC0,0x40,0x1F,0xE0,0x40, +0x3C,0xF0,0x03,0xE7,0xC2,0x03,0xC3,0xC2,0x07,0x81, +0xE0,0x7C,0x0F,0x83,0xC0,0x3C,0x3E,0x01,0xF1,0xE0, +0x07,0x9F,0x00,0x3C,0xF8,0x01,0xF7,0x80,0x07,0x80, +0x0F,0x07,0xFB,0x39,0x3F,0xFF,0xFF,0xFF,0x80,0x04, +0x0E,0x6F,0x22,0xF8,0x7E,0x1F,0x07,0xC1,0xE0,0x78, +0x1C,0x0C,0x36,0x40,0x38,0x00,0xFF,0x80,0x03,0xFF, +0xF8,0x03,0xFF,0xFE,0x03,0xFF,0xFF,0x83,0xF0,0x0F, +0xC3,0xF0,0x03,0xE1,0xF0,0x00,0xFA,0x1E,0x00,0x0F, +0x80,0x00,0x07,0xC0,0x00,0x0F,0xE0,0x01,0xFF,0xF0, +0x1F,0xFF,0xF8,0x3F,0xFF,0xFC,0x3F,0xFE,0x3E,0x3F, +0xC0,0x1F,0x1F,0x00,0x0F,0xA3,0xE0,0x00,0xFA,0x3E, +0x00,0x1F,0x9F,0x00,0x1F,0xCF,0xC0,0x3F,0xE3,0xFF, +0xFE,0xF0,0xFF,0xFE,0x78,0x3F,0xFC,0x3E,0x07,0xF8, +0x1F,0x0B,0xCA,0x60,0x39,0xBF,0x00,0x00,0x27,0xE0, +0x00,0x03,0xE1,0xF8,0x03,0xE7,0xFF,0x03,0xEF,0xFF, +0x83,0xFF,0xFF,0xC3,0xFE,0x07,0xE3,0xF8,0x03,0xE3, +0xF0,0x01,0xF3,0xF0,0x00,0xF4,0xFC,0x00,0x1F,0x7C, +0x00,0x0F,0x9F,0x00,0x01,0xEF,0x80,0x01,0xF3,0xF0, +0x00,0x7D,0xF0,0x00,0xF9,0xF8,0x00,0xF9,0xFC,0x01, +0xF1,0xFE,0x07,0xF1,0xFF,0xFF,0xE1,0xF7,0xFF,0xC1, +0xF3,0xFF,0x01,0xF0,0xFC,0x00,0x0B,0xB6,0x40,0x34, +0x00,0xFF,0x00,0x03,0xFF,0xC0,0x0F,0xFF,0xE0,0x1F, +0xFF,0xF0,0x3F,0x81,0xF8,0x3E,0x00,0xFC,0x7C,0x00, +0x7C,0x7C,0x00,0x3C,0x78,0x00,0x3D,0xBF,0x00,0x00, +0x1F,0x00,0x00,0x1F,0x00,0x03,0xCF,0x00,0x07,0xCF, +0x80,0x07,0xCF,0x80,0x0F,0x87,0xC0,0x0F,0x87,0xF0, +0x3F,0x03,0xFF,0xFE,0x01,0xFF,0xFC,0x00,0x7F,0xF8, +0x00,0x1F,0xE0,0x00,0x0B,0xCA,0x40,0x39,0xA0,0x00, +0x07,0xE4,0x00,0x00,0xF8,0x03,0xF0,0xF8,0x1F,0xFC, +0xF8,0x3F,0xFE,0xF8,0x7F,0xFF,0xF8,0xFC,0x0F,0xF8, +0xF8,0x03,0xF9,0xF0,0x01,0xF9,0xE0,0x01,0xFC,0xFC, +0x00,0x1F,0x78,0x00,0x1F,0x9F,0x00,0x01,0xEF,0x00, +0x03,0xF3,0xF0,0x00,0x7E,0x1F,0x00,0x1F,0x8F,0x80, +0x3F,0x8F,0xE0,0x7F,0x87,0xFF,0xFF,0x83,0xFF,0xF7, +0x80,0xFF,0xE7,0x80,0x3F,0x07,0x80,0x0C,0x36,0x40, +0x38,0x00,0xFF,0x00,0x01,0xFF,0xE0,0x01,0xFF,0xFC, +0x03,0xFF,0xFF,0x01,0xF8,0x0F,0xC1,0xF0,0x03,0xE1, +0xF0,0x00,0xF8,0xF8,0x00,0x3C,0x78,0x00,0x1F,0x8F, +0x80,0x01,0xFA,0xFF,0xFF,0xFF,0x9F,0x80,0x00,0x07, +0xC0,0x00,0xF9,0xF0,0x00,0x7C,0xF8,0x00,0x7C,0x3E, +0x00,0x7E,0x1F,0xC0,0x7E,0x07,0xFF,0xFE,0x01,0xFF, +0xFE,0x00,0x3F,0xFE,0x00,0x07,0xFC,0x00,0x08,0x4A, +0x00,0x1C,0x00,0xFF,0x80,0x3F,0xF0,0x3F,0xF0,0x1F, +0x02,0xC3,0xE0,0x2B,0xFF,0xF3,0x43,0xE0,0x34,0x3E, +0x03,0x43,0xE0,0x20,0x3E,0x00,0x0B,0xCA,0x5B,0x38, +0x00,0xFC,0x1E,0x07,0xFF,0x1E,0x0F,0xFF,0xDE,0x1F, +0xFF,0xFE,0x3F,0x03,0xFE,0x3E,0x00,0xFE,0x7C,0x00, +0x7E,0x78,0x00,0x7F,0x1F,0x00,0x07,0xDE,0x00,0x07, +0xEF,0xC0,0x00,0x7B,0xC0,0x00,0xFC,0x7C,0x00,0x1F, +0x3C,0x00,0x1F,0x3E,0x00,0x3F,0x1F,0x00,0x7F,0x1F, +0x80,0xFF,0x0F,0xFF,0xFF,0x07,0xFF,0xDF,0x03,0xFF, +0x9F,0x00,0xFE,0x1F,0x80,0x00,0x03,0xE7,0x80,0x03, +0xC7,0x80,0x07,0xC7,0xC0,0x0F,0xC7,0xE0,0x1F,0x83, +0xFF,0xFF,0x01,0xFF,0xFE,0x00,0xFF,0xFC,0x00,0x1F, +0xE0,0x00,0x0B,0x4A,0x60,0x39,0xBF,0x00,0x00,0x4F, +0xC0,0x00,0x0F,0x87,0xF0,0x1F,0x3F,0xF8,0x3E,0xFF, +0xFC,0x7F,0xFF,0xF8,0xFF,0x81,0xF9,0xFC,0x01,0xF4, +0x7E,0x00,0x3F,0xBF,0x00,0x0F,0xEF,0xC0,0x03,0xF7, +0xF0,0x00,0xF8,0x02,0xCA,0x60,0x17,0x7F,0xB0,0x6F, +0xF7,0xFB,0xFC,0xF8,0x05,0x5F,0xDB,0x17,0x60,0xFD, +0x80,0x1A,0x0F,0xE8,0x3F,0xA0,0xFE,0x83,0xF4,0x0F, +0x81,0xE8,0xFF,0x9F,0xE3,0xF0,0x0B,0x4A,0x60,0x35, +0xBF,0x00,0x00,0x4F,0xC0,0x00,0x0F,0x80,0x1F,0x9F, +0x00,0x7E,0x3E,0x01,0xF8,0x7C,0x07,0xE0,0xF8,0x1F, +0x81,0xF0,0x7E,0x03,0xE1,0xF8,0x07,0xC7,0xE0,0x0F, +0x9F,0x80,0x1F,0x7E,0x00,0x3F,0xF8,0x00,0x7F,0xF8, +0x01,0x1F,0xFF,0x00,0x3F,0x9F,0x00,0x7E,0x3F,0x00, +0xF8,0x3E,0x01,0xF0,0x3E,0x03,0xE0,0x7E,0x07,0xC0, +0x7C,0x0F,0x80,0x7C,0x1F,0x00,0xFC,0x3E,0x00,0xF8, +0x7C,0x00,0xF8,0xF8,0x01,0xF9,0xF0,0x01,0xF3,0xE0, +0x03,0xF0,0x02,0xCA,0x60,0x17,0xBF,0xDF,0xEF,0xF7, +0xFB,0xF8,0xF8,0x12,0x36,0x60,0x54,0xF0,0x7F,0x00, +0x7E,0x07,0x8F,0xFE,0x0F,0xFC,0x3C,0xFF,0xF8,0xFF, +0xF1,0xEF,0xFF,0xCF,0xFF,0xCF,0xF0,0x3F,0xF0,0x3F, +0x7F,0x00,0xFF,0x00,0xFB,0xF0,0x03,0xF0,0x07,0xDF, +0x80,0x1F,0x00,0x1F,0xBF,0x00,0x1F,0x00,0x1F,0xBF, +0x00,0x1F,0x00,0x1F,0x7F,0x00,0x1F,0x00,0x1E,0x0B, +0x36,0x60,0x38,0xF0,0x7F,0x01,0xE3,0xFF,0x83,0xCF, +0xFF,0xC7,0xBF,0xFF,0x8F,0xF8,0x1F,0x9F,0xC0,0x1F, +0x47,0xE0,0x03,0xFB,0xF0,0x00,0xFE,0xFC,0x00,0x3F, +0x7F,0x00,0x0F,0x80,0x0C,0x36,0x40,0x38,0x00,0xFF, +0x00,0x01,0xFF,0xE0,0x03,0xFF,0xFC,0x03,0xFF,0xFF, +0x03,0xF8,0x1F,0xC1,0xF0,0x03,0xF1,0xF0,0x00,0xF8, +0xF8,0x00,0x3F,0x1F,0x00,0x03,0xEF,0x80,0x00,0xFB, +0xF0,0x00,0x0F,0x7C,0x00,0x07,0xC7,0xC0,0x00,0xF9, +0xF0,0x00,0x7C,0xF8,0x00,0x7C,0x3E,0x00,0x7E,0x1F, +0xC0,0xFE,0x07,0xFF,0xFE,0x01,0xFF,0xFE,0x00,0x3F, +0xFC,0x00,0x07,0xF8,0x00,0x0B,0xCA,0x7B,0x38,0xF0, +0x7F,0x00,0xF1,0xFF,0xC0,0xF3,0xFF,0xE0,0xF7,0xFF, +0xF0,0xFF,0x01,0xF8,0xFE,0x00,0xFC,0xFC,0x00,0x7C, +0xFC,0x00,0x3D,0x1F,0x00,0x07,0xE3,0xE0,0x00,0x7C, +0xF8,0x00,0x0F,0x7C,0x00,0x0F,0x9F,0x80,0x03,0xF1, +0xF8,0x00,0xF9,0xFC,0x01,0xF1,0xFE,0x03,0xF1,0xFF, +0xFF,0xE1,0xF7,0xFF,0xC1,0xF3,0xFF,0x01,0xF0,0xFC, +0x03,0x7E,0x00,0x00,0x4F,0xC0,0x00,0x00,0x0B,0xCA, +0x5B,0x38,0x00,0xFC,0x1E,0x07,0xFF,0x1E,0x0F,0xFF, +0x9E,0x1F,0xFF,0xDE,0x3F,0x01,0xFE,0x3E,0x00,0xFE, +0x7C,0x00,0x7E,0x78,0x00,0x7F,0x3F,0x00,0x07,0xEB, +0xC0,0x00,0x7B,0xE0,0x00,0x7C,0xFC,0x00,0x1F,0x3E, +0x00,0x1F,0x3E,0x00,0x3F,0x1F,0x00,0x7F,0x1F,0xC0, +0xFF,0x0F,0xFF,0xFF,0x07,0xFF,0xDF,0x01,0xFF,0x9F, +0x00,0x7E,0x1F,0xD0,0x00,0x03,0xF2,0x00,0x00,0x7C, +0x07,0xB6,0x60,0x22,0xF0,0xF8,0xF3,0xFE,0xF7,0xFC, +0xFF,0xFC,0xFE,0x01,0x1F,0x80,0x37,0xE0,0x06,0xFC, +0x00,0xCF,0x80,0x00,0x0B,0x36,0x40,0x34,0x03,0xFC, +0x00,0x1F,0xFF,0x00,0xFF,0xFF,0x01,0xFF,0xFF,0x07, +0xC0,0x3F,0x0F,0x00,0x3E,0x47,0xC0,0x07,0x8F,0x80, +0x00,0x0F,0xC0,0x00,0x1F,0xF0,0x00,0x1F,0xFE,0x00, +0x1F,0xFF,0x80,0x1F,0xFF,0xC0,0x07,0xFF,0xC0,0x00, +0xFF,0xC0,0x00,0x3F,0x80,0x00,0x1F,0x1C,0x00,0x1F, +0x78,0x00,0x3E,0xF8,0x00,0x79,0xF8,0x01,0xF1,0xF8, +0x07,0xE1,0xFF,0xFF,0x81,0xFF,0xFE,0x01,0xFF,0xF0, +0x00,0xFF,0x80,0x06,0xC8,0x20,0x1C,0x01,0x00,0x1C, +0x1A,0x3E,0x0A,0xFF,0xF6,0x8F,0x83,0x47,0xC1,0x63, +0xE0,0x80,0xFF,0x01,0xFE,0x03,0xF8,0x0B,0x36,0x60, +0x39,0xBF,0x00,0x0F,0xEF,0xC0,0x03,0xF7,0xF0,0x00, +0xFB,0xE0,0x03,0xF3,0xC0,0x07,0xE7,0xC0,0x1F,0xCF, +0xC0,0xFF,0x8F,0xFF,0xEF,0x1F,0xFF,0x9E,0x0F,0xFE, +0x3C,0x07,0xF0,0x78,0x0C,0x36,0x20,0x34,0xF8,0x00, +0x1F,0x7C,0x00,0x0F,0x1E,0x00,0x0F,0x8F,0x80,0x07, +0xC7,0xC0,0x03,0xC1,0xE0,0x03,0xE0,0xF8,0x01,0xF0, +0x7C,0x00,0xF0,0x1E,0x00,0xF8,0x0F,0x80,0x78,0x03, +0xC0,0x3C,0x01,0xE0,0x3E,0x00,0xF8,0x1E,0x08,0x07, +0x83,0xE0,0x03,0xE1,0xE0,0x00,0xF1,0xF0,0x00,0x78, +0xF0,0x00,0x1E,0x78,0x00,0x0F,0x7C,0x00,0x07,0xBC, +0x02,0x00,0x3F,0xC0,0x00,0x1F,0xC0,0x00,0x07,0xE0, +0x00,0x03,0xE0,0x00,0x00,0xF0,0x00,0x12,0x36,0x00, +0x4A,0xF8,0x00,0xF8,0x00,0xF3,0xC0,0x07,0xC0,0x07, +0x9E,0x00,0x7E,0x00,0x7E,0x1F,0x00,0x7F,0x00,0x78, +0x78,0x03,0xF8,0x07,0xC3,0xE0,0x3F,0xC0,0x3C,0x1F, +0x01,0xEF,0x01,0xE0,0x78,0x0F,0x78,0x0F,0x03,0xC0, +0x73,0xC0,0xF8,0x1F,0x07,0x9E,0x07,0x80,0x78,0x3C, +0xF8,0x3C,0x03,0xC1,0xE3,0xC3,0xE0,0x1E,0x0E,0x1E, +0x1E,0x00,0xF8,0xF0,0xF0,0xF0,0x03,0xC7,0x87,0xC7, +0x80,0x1E,0x3C,0x1E,0x78,0x00,0xF1,0xC0,0xF3,0xC0, +0x03,0xDE,0x07,0x9E,0x08,0x03,0xDE,0x03,0xFC,0x08, +0x01,0xFC,0x03,0xFC,0x08,0x01,0xFC,0x01,0xF8,0x00, +0x07,0xC0,0x0F,0xC0,0x00,0x3E,0x00,0x7C,0x00,0x0C, +0x36,0x20,0x34,0xFC,0x00,0x3E,0x3F,0x00,0x3E,0x0F, +0x80,0x3F,0x07,0xE0,0x1F,0x01,0xF8,0x1F,0x00,0x7C, +0x1F,0x00,0x1F,0x0F,0x80,0x0F,0x8F,0x80,0x03,0xEF, +0x80,0x00,0xFF,0xC0,0x00,0x7F,0xC0,0x00,0x1F,0xC0, +0x00,0x07,0xC0,0x00,0x03,0xF0,0x00,0x03,0xFC,0x00, +0x03,0xFE,0x00,0x01,0xFF,0x80,0x01,0xF7,0xE0,0x01, +0xF1,0xF0,0x00,0xF8,0x7C,0x00,0xF8,0x3F,0x00,0xF8, +0x0F,0x80,0xFC,0x03,0xE0,0x7C,0x01,0xF8,0x7C,0x00, +0x7C,0x7E,0x00,0x1F,0x3E,0x00,0x0F,0xC0,0x0C,0x4A, +0x3B,0x34,0xF8,0x00,0x1F,0x7C,0x00,0x0F,0x1F,0x00, +0x07,0x8F,0x80,0x07,0xC7,0xC0,0x03,0xC1,0xF0,0x01, +0xE0,0xF8,0x01,0xF0,0x3C,0x00,0xF0,0x1F,0x00,0x78, +0x0F,0x80,0x78,0x03,0xC0,0x3C,0x01,0xF0,0x3E,0x00, +0xF8,0x1E,0x00,0x3C,0x0F,0x00,0x1F,0x0F,0x82,0x00, +0xF0,0xF0,0x00,0x7C,0xF0,0x10,0x03,0xCF,0x00,0x01, +0xFF,0x00,0x80,0x0F,0xF0,0x08,0x00,0x7E,0x00,0x00, +0x3E,0x00,0x40,0x01,0xE0,0x04,0x00,0x3C,0x00,0x00, +0x3E,0x00,0x00,0x1E,0x00,0x02,0x3F,0x00,0x01,0xFF, +0x00,0x00,0xFF,0x00,0x00,0x7F,0x00,0x00,0x3F,0x00, +0x00,0x0B,0xB6,0x20,0x35,0x2F,0xFF,0xFF,0xCF,0xFF, +0xFF,0x80,0x00,0x1F,0x00,0x00,0x3F,0x00,0x00,0x7E, +0x00,0x00,0x7C,0x00,0x00,0xF8,0x00,0x01,0xF0,0x00, +0x03,0xE0,0x00,0x07,0xE0,0x00,0x0F,0xC0,0x00,0x1F, +0x80,0x00,0x1F,0x00,0x00,0x3E,0x00,0x00,0x7C,0x00, +0x00,0xFC,0x00,0x01,0xF8,0x00,0x03,0xF0,0x00,0x03, +0xE0,0x00,0x07,0xC0,0x00,0x0F,0x80,0x00,0x2B,0xFF, +0xFF,0xF8,0x07,0xDE,0x3B,0x22,0x00,0x3E,0x00,0xFE, +0x01,0xFE,0x03,0xFE,0x03,0xE1,0xA0,0x78,0x20,0x0F, +0x04,0x83,0xE0,0x80,0x78,0x00,0xF8,0x01,0xF0,0x0F, +0xE0,0x11,0xF8,0x01,0xFC,0x00,0x3E,0x00,0x1F,0x02, +0x41,0xE0,0x48,0x3E,0x0D,0x03,0xC1,0x00,0x78,0x00, +0x7C,0x00,0x7F,0xC0,0x3F,0xC0,0x1F,0xC0,0x07,0xC0, +0x02,0x5E,0xBB,0x1B,0xBF,0xBF,0xBF,0xBF,0xBF,0xBF, +0x7E,0x07,0xDE,0x3B,0x22,0xF8,0x00,0xFE,0x00,0xFF, +0x00,0xFF,0x80,0x0F,0x81,0xA0,0xF0,0x24,0x1E,0x04, +0x03,0xE0,0x80,0x3C,0x00,0x3E,0x00,0x1F,0x00,0x0F, +0xF0,0x00,0xFC,0x01,0xFC,0x03,0xE0,0x07,0xC2,0x40, +0xF0,0x40,0x3E,0x0D,0x07,0x81,0x20,0xF0,0x01,0xF0, +0x23,0xFC,0x03,0xF8,0x03,0xE0,0x00,0x0D,0x10,0x47, +0x3C,0x0F,0xE0,0x00,0x47,0xFF,0x80,0x19,0xFF,0xFC, +0x0F,0x8F,0xFF,0xFF,0xFD,0xE0,0x7F,0xFF,0x30,0x03, +0xFF,0xC4,0x00,0x0F,0xE0,0x00,0x00,0x00,0x00, +}; +/* font data size: 6699 bytes */ + +static const unsigned char Arial_37_index[] = { +0x00,0x00,0x01,0x00,0x24,0x01,0xF0,0x42,0x03,0xE0, +0x36,0x22,0x3E,0x12,0x30,0x9D,0xC5,0x54,0x2C,0xB1, +0x70,0x8B,0xAC,0x5E,0x22,0xF6,0x19,0x40,0xDC,0xC7, +0x2E,0x3F,0xE2,0x2F,0x92,0xD8,0xA1,0xC5,0x75,0x2D, +0xB1,0x88,0x0D,0x06,0x68,0xD3,0x4E,0x1B,0xA4,0xDF, +0x07,0x45,0x3C,0xCA,0x2B,0x12,0x7C,0x9A,0x65,0x0B, +0xA9,0xE9,0x53,0x2A,0xB7,0x59,0xA2,0xD5,0x56,0xC0, +0xB8,0xD6,0x0E,0xB0,0xD9,0x9B,0x2D,0x54,0x6E,0x7B, +0x89,0x1D,0x72,0xF2,0xF7,0xDA,0x3F,0x46,0x01,0xF0, +0x8D,0x8A,0x7C,0x79,0x24,0x97,0x2B,0xE9,0x68,0x4C, +0x0A,0x62,0x93,0x42,0x9A,0x5C,0xD5,0xE7,0x4F,0x3F, +0x2A,0x1B,0x51,0xFE,0x98,0xD4,0xE2,0xAA,0x15,0x5A, +0xEA,0xED,0x58,0xCA,0xF1,0x57,0xB6,0xC4,0xB6,0x48, +0xB4,0x7D,0xB6,0x2E,0x41,0x73,0x8B,0xC3,0xDE,0x7E, +0xF8,0x98,0x17,0xC4,0x3E,0x38,0x32,0x8F,0x98,0xEC, +0xE4,0x67,0x4F,0x41,0x7A,0x27, +}; +/* font index size: 156 bytes */ + +const ILI9341_t3_font_t Arial_37 = { + Arial_37_index, + 0, + Arial_37_data, + 1, + 0, + 32, + 127, + 0, + 0, + 13, + 6, + 6, + 4, + 6, + 6, + 56, + 42 +}; + + +static const unsigned char Arial_38_data[] = { +0x00,0x00,0x00,0x1E,0x02,0xCC,0xA0,0x1F,0xBF,0xDF, +0xEF,0xDE,0xD7,0x50,0x2F,0xE0,0x07,0x1A,0x4C,0xA7, +0x9F,0x8F,0xC3,0xE3,0xE7,0x87,0xE1,0xE0,0xF3,0xC1, +0xC3,0x83,0x80,0x0E,0x4C,0x20,0x3A,0x00,0x38,0x03, +0x8A,0x00,0x78,0x07,0x80,0x03,0x80,0x38,0x50,0x07, +0x80,0x78,0x00,0x78,0x03,0x82,0xBF,0xFF,0xFF,0xFC, +0x07,0x80,0x38,0x14,0x07,0x80,0x78,0x14,0x0F,0x00, +0xF0,0x15,0xFF,0xFF,0xFF,0xE0,0xF0,0x0F,0x00,0x07, +0x00,0x78,0x05,0x0F,0x00,0xF0,0x05,0x1E,0x01,0xE0, +0x00,0x0C,0xDA,0x5D,0xBB,0x00,0x03,0x80,0x00,0x07, +0xFC,0x00,0x07,0xFF,0xC0,0x07,0xFF,0xFC,0x03,0xFF, +0xFF,0x81,0xFC,0xEF,0xE0,0x7C,0x38,0xFC,0x3F,0x0E, +0x1F,0x21,0xF0,0x70,0x7C,0x78,0x1C,0x1E,0x1E,0x07, +0x00,0x10,0xF8,0x38,0x00,0x3F,0x0E,0x00,0x07,0xE3, +0x80,0x01,0xFE,0xE0,0x00,0x3F,0xF8,0x00,0x03,0xFF, +0xC0,0x00,0x3F,0xFE,0x00,0x03,0xFF,0xC0,0x00,0x3F, +0xFC,0x00,0x0E,0x7F,0x00,0x03,0x87,0xE0,0x00,0xE0, +0xFA,0x00,0x07,0x03,0xE3,0x81,0xC0,0xFC,0xFC,0x0E, +0x07,0xCF,0x83,0x83,0xE3,0xF0,0xE0,0xF8,0xFE,0x38, +0x7E,0x1F,0xCE,0x7F,0x03,0xFF,0xFF,0x80,0x7F,0xFF, +0xC0,0x07,0xFF,0xE0,0x00,0x7F,0xC0,0x2C,0x00,0x70, +0x00,0x14,0xCC,0x60,0x5E,0x07,0xE0,0x00,0x07,0x00, +0x07,0xFE,0x00,0x03,0xC0,0x03,0xFF,0xC0,0x00,0xE0, +0x00,0xF9,0xF8,0x00,0x78,0x00,0x78,0x1E,0x00,0x3C, +0x00,0x1E,0x03,0xC0,0x0F,0x00,0x11,0xE0,0x1E,0x00, +0xF0,0x00,0x8F,0x00,0xF0,0x0F,0x00,0x04,0x78,0x07, +0x80,0xF0,0x00,0x1E,0x01,0xE0,0x78,0x00,0x07,0x80, +0x78,0x1C,0x00,0x00,0xF0,0x1E,0x0F,0x00,0x00,0x3C, +0x0F,0x07,0x80,0x00,0x07,0xCF,0xC1,0xE0,0x00,0x01, +0xFF,0xE0,0xF0,0x00,0x00,0x3F,0xF0,0x3C,0x07,0xE0, +0x03,0xF0,0x1E,0x07,0xFC,0x00,0x00,0x07,0x83,0xFF, +0x80,0x00,0x03,0xC1,0xF1,0xF0,0x00,0x00,0xF0,0x78, +0x3E,0x00,0x00,0x78,0x3C,0x07,0x80,0x00,0x1C,0x0F, +0x01,0xE0,0x00,0x0F,0x03,0xC0,0x3E,0x00,0x00,0xF0, +0x1E,0x01,0xF0,0x00,0x0F,0x00,0xF0,0x0F,0x00,0x07, +0x80,0x3C,0x03,0xC0,0x01,0xE0,0x0F,0x01,0xE0,0x00, +0xF0,0x03,0xC0,0x78,0x00,0x3C,0x00,0x78,0x3E,0x00, +0x1E,0x00,0x1F,0x1F,0x00,0x07,0x00,0x03,0xFF,0x80, +0x03,0xC0,0x00,0x7F,0xC0,0x01,0xE0,0x00,0x07,0xC0, +0x10,0x4C,0x40,0x46,0x00,0x1F,0xC0,0x00,0x00,0x3F, +0xF8,0x00,0x00,0x3F,0xFE,0x00,0x00,0x3F,0xFF,0x80, +0x00,0x3F,0x0F,0xE0,0x00,0x1F,0x01,0xF0,0x05,0x03, +0xE0,0x1F,0x00,0x01,0xF8,0x0F,0x80,0x00,0x7C,0x0F, +0x80,0x00,0x3F,0x0F,0xC0,0x00,0x0F,0xCF,0xC0,0x00, +0x03,0xFF,0xC0,0x00,0x01,0xFF,0x80,0x00,0x00,0x7F, +0x00,0x00,0x00,0xFF,0xC0,0x00,0x00,0xFF,0xF0,0x00, +0x01,0xFD,0xFC,0x00,0x01,0xFC,0x7E,0x06,0x01,0xF8, +0x1F,0x87,0xC0,0xF8,0x0F,0xE3,0xE0,0xF8,0x03,0xFB, +0xF0,0x7C,0x00,0xFF,0xF0,0x7C,0x00,0x3F,0xF8,0x3E, +0x00,0x0F,0xF8,0x1F,0x00,0x03,0xFC,0x0F,0xC0,0x00, +0xFC,0x03,0xE0,0x00,0x7F,0x01,0xF8,0x00,0x7F,0xC0, +0xFC,0x00,0x7F,0xF0,0x3F,0x00,0x7F,0xFC,0x1F,0xE1, +0xFF,0x7F,0x07,0xFF,0xFF,0x1F,0xC1,0xFF,0xFE,0x07, +0xC0,0x3F,0xFE,0x01,0xC0,0x07,0xF8,0x00,0x40,0x03, +0x1A,0x4C,0x95,0xBF,0xE3,0xC0,0x06,0x62,0x7A,0xA4, +0x00,0x70,0x07,0x80,0x38,0x03,0xD0,0x07,0x90,0x0F, +0x10,0x1E,0x10,0x3C,0x03,0xE0,0x83,0xC0,0x97,0xC0, +0x87,0x80,0xDF,0x80,0x8F,0x80,0x87,0x80,0x97,0xC0, +0x1E,0x04,0x1F,0x00,0x78,0x03,0xE1,0x01,0xE1,0x00, +0xF1,0x00,0x78,0x01,0xE0,0x07,0x00,0x3C,0x00,0xE0, +0x06,0xE2,0x7A,0xA4,0xF0,0x01,0xE0,0x03,0x80,0x0F, +0x01,0x03,0xC0,0x80,0xF0,0x40,0x3C,0x00,0xF8,0x01, +0xE2,0x00,0xF8,0x01,0xE5,0x00,0xF8,0x01,0xED,0x00, +0xF8,0x03,0xF0,0x01,0xEA,0x01,0xF0,0x07,0x90,0x07, +0xC0,0x1E,0x00,0xF8,0x80,0x78,0x40,0x78,0x20,0x78, +0x03,0xC0,0x0E,0x00,0x78,0x01,0xC0,0x00,0x08,0xA0, +0x4B,0x2B,0x20,0x78,0x02,0x0E,0x19,0xE3,0x9E,0x7E, +0xEF,0x9F,0xFF,0xF3,0xFF,0xF8,0x1F,0xE0,0x03,0xF0, +0x01,0xFE,0x00,0x7B,0xC0,0x3C,0xF8,0x1E,0x1F,0x03, +0x83,0x80,0x40,0x80,0x0C,0xB2,0x63,0x3F,0xA0,0x07, +0xC0,0x09,0x00,0x3E,0x00,0x5F,0xFF,0xFF,0xFF,0x40, +0x0F,0x80,0x12,0x00,0x7C,0x00,0x02,0x9A,0xBC,0x1F, +0x7F,0xA3,0x9C,0xF3,0x8C,0x00,0x07,0x0A,0x45,0xA5, +0x7F,0xFF,0x80,0x02,0x8A,0xA0,0x1F,0x7F,0x07,0xCC, +0x00,0x1E,0x00,0x1E,0x00,0x1D,0x00,0x07,0x80,0x07, +0x24,0x01,0xE0,0x01,0xC4,0x00,0x78,0x00,0x70,0x90, +0x1E,0x12,0x07,0x80,0x07,0x02,0x41,0xE0,0x48,0x78, +0x00,0x70,0x09,0x1E,0x01,0x27,0x80,0x07,0x00,0x21, +0xE0,0x01,0xC0,0x04,0x78,0x00,0x0C,0xCC,0x40,0x3A, +0x00,0x7F,0x00,0x00,0x7F,0xF0,0x00,0x7F,0xFF,0x00, +0x3F,0xFF,0xE0,0x0F,0xC1,0xFC,0x07,0xC0,0x1F,0x10, +0x7C,0x00,0x7C,0x1E,0x00,0x0F,0xA1,0xF0,0x00,0x7C, +0x7C,0x00,0x0F,0x1E,0x00,0x03,0xFB,0xF0,0x00,0x1F, +0xBF,0x80,0x00,0xF9,0xE0,0x00,0x3E,0x7C,0x00,0x0F, +0x43,0xE0,0x00,0xF8,0x78,0x00,0x3E,0x1F,0x00,0x1F, +0x07,0xE0,0x07,0xC0,0xFC,0x03,0xE0,0x3F,0x83,0xF8, +0x07,0xFF,0xFC,0x00,0xFF,0xFE,0x00,0x0F,0xFE,0x00, +0x00,0xFE,0x00,0x07,0x4C,0xC0,0x3B,0x00,0x07,0x80, +0x1F,0x00,0x7E,0x01,0xFC,0x07,0xF8,0x3F,0xF0,0xFF, +0xE7,0xFF,0xDF,0xEF,0xBF,0x1F,0x7C,0x3E,0xE0,0x7D, +0x00,0xFE,0x80,0x3F,0xA0,0x0F,0xE8,0x03,0xF2,0x00, +0xF8,0x0C,0xCC,0x40,0x3A,0x00,0x7F,0x80,0x00,0xFF, +0xF8,0x00,0x7F,0xFF,0x80,0x3F,0xFF,0xF0,0x1F,0xC0, +0xFE,0x0F,0xC0,0x1F,0x83,0xE0,0x03,0xF1,0xF0,0x00, +0x7C,0x7C,0x00,0x0F,0x1F,0x00,0x03,0xE7,0x80,0x00, +0xFB,0xE0,0x00,0x3E,0x00,0x00,0x0F,0x40,0x00,0x00, +0xF8,0x00,0x00,0x7C,0x00,0x00,0x3F,0x20,0x00,0x03, +0xF0,0x00,0x01,0xF8,0x00,0x01,0xFC,0x00,0x00,0xFE, +0x00,0x00,0x7F,0x00,0x00,0x3F,0x80,0x00,0x1F,0x80, +0x00,0x0F,0xC0,0x00,0x0F,0xE0,0x00,0x07,0xF0,0x00, +0x03,0xF8,0x00,0x01,0xFC,0x00,0x00,0x7E,0x00,0x00, +0x3F,0x00,0x00,0x1F,0x80,0x00,0x07,0xFF,0xFF,0xFD, +0x7F,0xFF,0xFF,0xC0,0x0C,0xCC,0x40,0x3A,0x00,0x7F, +0x00,0x00,0xFF,0xF0,0x00,0x7F,0xFF,0x00,0x3F,0xFF, +0xE0,0x1F,0xC1,0xF8,0x0F,0xC0,0x3F,0x03,0xE0,0x07, +0xE4,0xBE,0x00,0x1F,0x07,0x00,0x07,0xC8,0x00,0x00, +0x3E,0x00,0x00,0x1F,0x00,0x00,0x0F,0xC0,0x00,0x0F, +0xE0,0x00,0x3F,0xF0,0x00,0x0F,0xF0,0x00,0x03,0xFF, +0x00,0x00,0xFF,0xF0,0x00,0x40,0xFE,0x00,0x00,0x0F, +0xC0,0x00,0x01,0xF0,0x00,0x00,0x7F,0x20,0x00,0x01, +0xF3,0xC0,0x00,0x7D,0xF0,0x00,0x1F,0x3E,0x00,0x07, +0xCF,0x80,0x03,0xE3,0xF0,0x01,0xF8,0x7E,0x00,0xFC, +0x1F,0xE0,0xFF,0x03,0xFF,0xFF,0x80,0x7F,0xFF,0x80, +0x07,0xFF,0xC0,0x00,0x7F,0x80,0x00,0x0D,0x4C,0x20, +0x3A,0x00,0x00,0x78,0x00,0x00,0x1F,0x04,0x00,0x00, +0xFC,0x00,0x00,0x3F,0x80,0x00,0x0F,0xF0,0x40,0x00, +0x7F,0xC0,0x00,0x1F,0xF8,0x00,0x07,0xDF,0x00,0x00, +0xF3,0xE0,0x00,0x3C,0x7C,0x00,0x0F,0x8F,0x80,0x01, +0xE1,0xF0,0x00,0x78,0x3E,0x00,0x1F,0x07,0xC0,0x03, +0xC0,0xF8,0x00,0xF0,0x1F,0x00,0x3E,0x03,0xE0,0x0F, +0x80,0x7C,0x01,0xE0,0x0F,0x80,0x7C,0x01,0xF0,0x1F, +0x00,0x3E,0x03,0xC0,0x07,0xC0,0xF8,0x00,0xF8,0x2B, +0xFF,0xFF,0xFF,0xD0,0x00,0x0F,0x82,0x00,0x00,0x3E, +0x00,0x0C,0xCC,0x40,0x3A,0x07,0xFF,0xFF,0x50,0x7F, +0xFF,0xF8,0x1E,0x00,0x00,0x91,0xF0,0x00,0x04,0x8F, +0x00,0x00,0x07,0xC7,0xF0,0x01,0xF7,0xFF,0x00,0x7F, +0xFF,0xF0,0x1F,0xFF,0xFE,0x07,0xF8,0x3F,0xC3,0xF8, +0x03,0xF8,0xFC,0x00,0x7E,0x1E,0x00,0x0F,0xF4,0x00, +0x00,0x3E,0xF8,0x00,0x0F,0xBF,0x00,0x03,0xE7,0xC0, +0x01,0xF9,0xF0,0x00,0x7C,0x7E,0x00,0x3F,0x0F,0xC0, +0x1F,0x81,0xFC,0x1F,0xC0,0x7F,0xFF,0xE0,0x07,0xFF, +0xF0,0x00,0xFF,0xF8,0x00,0x07,0xF0,0x00,0x0C,0xCC, +0x40,0x3A,0x00,0x3F,0x80,0x00,0x7F,0xF8,0x00,0x3F, +0xFF,0x80,0x1F,0xFF,0xF0,0x0F,0xE0,0xFE,0x07,0xE0, +0x1F,0x81,0xF0,0x03,0xF0,0xF8,0x00,0x7C,0x3C,0x00, +0x1F,0x1F,0x00,0x03,0xC7,0xC0,0x00,0x04,0x3C,0x00, +0x00,0x1F,0x03,0xF0,0x07,0xC7,0xFF,0x01,0xF3,0xFF, +0xF0,0x7D,0xFF,0xFE,0x1F,0xF8,0x1F,0xC7,0xF8,0x03, +0xF1,0xFC,0x00,0x7E,0x7F,0x00,0x0F,0xA3,0xF0,0x00, +0x3F,0x3F,0x00,0x01,0xF9,0x7C,0x00,0x0F,0x9F,0x00, +0x03,0xC3,0xE0,0x01,0xF0,0xFC,0x00,0xFC,0x1F,0x80, +0x7E,0x07,0xF8,0x3F,0x00,0xFF,0xFF,0xC0,0x1F,0xFF, +0xE0,0x01,0xFF,0xE0,0x00,0x1F,0xE0,0x00,0x0C,0x4C, +0x60,0x3B,0x5F,0xFF,0xFF,0xEF,0xFF,0xFF,0xE0,0x00, +0x03,0xE0,0x00,0x03,0xF0,0x00,0x01,0xF0,0x00,0x01, +0xF0,0x00,0x01,0xF8,0x00,0x00,0xF8,0x20,0x00,0x1F, +0x00,0x00,0x1F,0x00,0x00,0x1F,0x80,0x00,0x0F,0x80, +0x00,0x0F,0xC0,0x00,0x07,0xC0,0x00,0x07,0xE0,0x08, +0x00,0x7C,0x00,0x90,0x0F,0x80,0x09,0x01,0xF0,0x00, +0xA0,0x3E,0x00,0x00,0x1E,0x00,0x06,0x03,0xE0,0x00, +0x00,0x0C,0xCC,0x40,0x3A,0x00,0x7F,0x00,0x00,0xFF, +0xF8,0x00,0x7F,0xFF,0x00,0x3F,0xFF,0xE0,0x1F,0xC1, +0xFC,0x07,0xC0,0x1F,0x90,0x7C,0x00,0x7C,0x1F,0x00, +0x0F,0x87,0x80,0x03,0xE1,0xF0,0x00,0xFA,0x0F,0x80, +0x0F,0x81,0xF0,0x07,0xE0,0x7F,0x07,0xF0,0x07,0xFF, +0xF8,0x00,0xFF,0xF8,0x00,0x3F,0xFF,0x00,0x3F,0xFF, +0xE0,0x1F,0xC1,0xFC,0x0F,0xC0,0x1F,0x87,0xE0,0x03, +0xF1,0xF0,0x00,0x7D,0x9F,0x00,0x01,0xF7,0xE0,0x00, +0x7C,0xF8,0x00,0x3E,0x3F,0x00,0x0F,0x87,0xE0,0x0F, +0xC1,0xFE,0x07,0xF0,0x3F,0xFF,0xF8,0x03,0xFF,0xFC, +0x00,0x7F,0xFC,0x00,0x03,0xFC,0x00,0x0C,0xCC,0x40, +0x3A,0x00,0xFF,0x00,0x00,0xFF,0xF0,0x00,0x7F,0xFF, +0x00,0x3F,0xFF,0xE0,0x1F,0xC1,0xFC,0x0F,0xC0,0x1F, +0x07,0xE0,0x03,0xE4,0x3E,0x00,0x0F,0x9F,0x80,0x01, +0xE7,0xC0,0x00,0x7A,0xFE,0x00,0x03,0xF0,0xF8,0x00, +0x3F,0x3F,0x00,0x1F,0xC7,0xE0,0x0F,0xF1,0xFE,0x0F, +0xFC,0x3F,0xFF,0xDF,0x07,0xFF,0xE7,0xC0,0x7F,0xF1, +0xF0,0x07,0xF0,0x7C,0x00,0x00,0x1F,0x00,0x00,0x07, +0x80,0x00,0x03,0xE3,0xC0,0x00,0xF8,0xF8,0x00,0x3E, +0x3E,0x00,0x1F,0x07,0xC0,0x0F,0xC1,0xF0,0x07,0xE0, +0x3F,0x03,0xF0,0x0F,0xFF,0xF8,0x01,0xFF,0xFC,0x00, +0x1F,0xFE,0x00,0x01,0xFC,0x00,0x02,0xB6,0xA0,0x1F, +0x7F,0xD0,0x68,0x24,0x17,0xF0,0x02,0xC6,0xBC,0x1F, +0x7F,0xD0,0x68,0x24,0x17,0xFA,0x39,0xCF,0x38,0xC0, +0x0C,0xB4,0x63,0x3E,0x00,0x00,0x00,0x80,0x00,0x00, +0xE0,0x00,0x01,0xF8,0x00,0x01,0xFE,0x00,0x01,0xFF, +0x80,0x03,0xFF,0xC0,0x03,0xFF,0x80,0x03,0xFF,0x80, +0x03,0xFF,0x00,0x07,0xFF,0x00,0x07,0xFE,0x00,0x03, +0xFE,0x00,0x01,0x1F,0x80,0x00,0x07,0xFC,0x00,0x00, +0xFF,0xC0,0x00,0x0F,0xFE,0x00,0x00,0x7F,0xE0,0x00, +0x07,0xFF,0x00,0x00,0x7F,0xF0,0x00,0x07,0xFF,0x80, +0x00,0x3F,0xF0,0x00,0x03,0xFC,0x00,0x00,0x3F,0x00, +0x00,0x01,0xC0,0x00,0x00,0x10,0x0C,0xA2,0x65,0x3F, +0x7F,0xFF,0xFF,0xFD,0x00,0x00,0x00,0x5F,0xFF,0xFF, +0xFC,0x0C,0xB4,0x63,0x3E,0x80,0x00,0x00,0x38,0x00, +0x00,0x0F,0xC0,0x00,0x03,0xFC,0x00,0x00,0xFF,0xC0, +0x00,0x1F,0xFC,0x00,0x00,0xFF,0xE0,0x00,0x0F,0xFE, +0x00,0x00,0x7F,0xE0,0x00,0x07,0xFF,0x00,0x00,0x3F, +0xF0,0x00,0x03,0xFE,0x00,0x00,0x3F,0x80,0x00,0x07, +0xE0,0x00,0x0F,0xF8,0x00,0x0F,0xFC,0x00,0x1F,0xFC, +0x00,0x1F,0xF8,0x00,0x3F,0xF8,0x00,0x3F,0xF8,0x00, +0x7F,0xF0,0x00,0x3F,0xF0,0x00,0x0F,0xF0,0x00,0x03, +0xF0,0x00,0x00,0xE0,0x00,0x00,0x20,0x00,0x00,0x00, +0x0C,0xCC,0x40,0x3A,0x00,0x7F,0x80,0x00,0xFF,0xF8, +0x00,0x7F,0xFF,0x80,0x3F,0xFF,0xF0,0x1F,0xC1,0xFE, +0x0F,0xC0,0x1F,0xC3,0xE0,0x03,0xF1,0xF8,0x00,0x7D, +0x0F,0x80,0x01,0xF7,0xC0,0x00,0x7C,0xF0,0x00,0x1F, +0x00,0x00,0x07,0xC0,0x00,0x03,0xE0,0x00,0x01,0xF8, +0x00,0x00,0x7C,0x00,0x00,0x7E,0x00,0x00,0x3F,0x80, +0x00,0x1F,0xC0,0x00,0x0F,0xC0,0x00,0x07,0xE0,0x00, +0x01,0xF0,0x08,0x00,0x1F,0x00,0x58,0x01,0xF0,0x02, +0x80,0x00,0x00,0x16,0x00,0x7C,0x00,0x18,0xE2,0x7A, +0xEC,0x00,0x00,0x0F,0xFE,0x00,0x00,0x00,0x00,0x3F, +0xFF,0xF8,0x00,0x00,0x00,0x3F,0xFF,0xFF,0x80,0x00, +0x00,0x3F,0xFF,0xFF,0xF8,0x00,0x00,0x3F,0xE0,0x01, +0xFF,0x00,0x00,0x1F,0xC0,0x00,0x0F,0xE0,0x00,0x0F, +0xC0,0x00,0x00,0xFC,0x00,0x07,0xE0,0x00,0x00,0x1F, +0x80,0x03,0xE0,0x00,0x00,0x01,0xF0,0x01,0xF0,0x00, +0x00,0x00,0x3E,0x00,0xF8,0x00,0xFC,0x00,0x07,0x80, +0x3C,0x00,0xFF,0xC3,0xC1,0xF0,0x1F,0x00,0xFF,0xF9, +0xF0,0x3C,0x07,0x80,0x7F,0xFF,0x7C,0x0F,0x83,0xC0, +0x3F,0x83,0xFF,0x01,0xE0,0xF0,0x0F,0x80,0x7F,0xC0, +0x78,0x7C,0x07,0xC0,0x0F,0xE0,0x1E,0x1E,0x03,0xE0, +0x01,0xF8,0x03,0x87,0x80,0xF8,0x00,0x7E,0x00,0xF1, +0xE0,0x7C,0x00,0x1F,0x80,0x3C,0xF0,0x1F,0x00,0x07, +0xC0,0x0F,0x3C,0x0F,0x80,0x01,0xF0,0x03,0xCF,0x03, +0xE0,0x00,0x7C,0x00,0xE4,0x78,0x1F,0x00,0x03,0xE0, +0x0F,0x1E,0x07,0xC0,0x00,0xF0,0x03,0xC7,0x81,0xF0, +0x00,0x3C,0x01,0xE1,0xE0,0x7C,0x00,0x1F,0x00,0x78, +0x78,0x1F,0x00,0x07,0xC0,0x3E,0x1E,0x07,0xC0,0x03, +0xE0,0x1F,0x07,0x81,0xF0,0x01,0xF8,0x0F,0x81,0xE0, +0x3E,0x00,0xFE,0x07,0xE0,0x3C,0x0F,0x80,0x7F,0x83, +0xF0,0x0F,0x01,0xF8,0x3F,0xF3,0xF8,0x03,0xC0,0x7F, +0xFE,0xFF,0xFC,0x00,0x78,0x0F,0xFF,0x3F,0xFC,0x00, +0x1F,0x01,0xFF,0x87,0xFE,0x00,0x03,0xC0,0x1F,0x80, +0xFE,0x00,0x00,0xF8,0x00,0x00,0x00,0x00,0x7C,0x1F, +0x00,0x00,0x00,0x00,0x3E,0x03,0xE0,0x00,0x00,0x00, +0x1F,0x00,0xFC,0x00,0x00,0x00,0x1F,0x80,0x1F,0xC0, +0x00,0x00,0x0F,0xC0,0x01,0xFE,0x00,0x00,0x1F,0xE0, +0x00,0x3F,0xF0,0x00,0x3F,0xF0,0x00,0x07,0xFF,0xFF, +0xFF,0xF0,0x00,0x00,0x3F,0xFF,0xFF,0xF0,0x00,0x00, +0x03,0xFF,0xFF,0xF0,0x00,0x00,0x00,0x07,0xFF,0x80, +0x00,0x00,0x11,0xCC,0x00,0x46,0x00,0x03,0xF0,0x00, +0x10,0x00,0x07,0xF0,0x00,0x00,0x00,0xFF,0x00,0x00, +0x00,0x0F,0xF8,0x00,0x00,0x01,0xF7,0x80,0x02,0x00, +0x03,0xCF,0x80,0x00,0x00,0x7C,0x78,0x00,0x00,0x07, +0xC7,0xC0,0x00,0x00,0xF8,0x7C,0x00,0x40,0x01,0xF0, +0x7C,0x00,0x00,0x3E,0x07,0xC0,0x00,0x03,0xE0,0x3E, +0x00,0x00,0x3C,0x03,0xE0,0x08,0x00,0xF8,0x03,0xE0, +0x00,0x1F,0x00,0x3E,0x00,0x01,0xF0,0x01,0xF0,0x00, +0x1E,0x00,0x1F,0x00,0x03,0xE0,0x00,0xF8,0x00,0x3F, +0xFF,0xFF,0x81,0x20,0xFF,0xFF,0xFF,0x80,0x1F,0x00, +0x00,0xFC,0x01,0xF0,0x00,0x07,0xC0,0x1F,0x00,0x00, +0x7E,0x20,0x7C,0x00,0x00,0x7C,0x0F,0xC0,0x00,0x07, +0xE0,0xF8,0x00,0x00,0x3E,0x0F,0x80,0x00,0x03,0xF1, +0xF8,0x00,0x00,0x3F,0x1F,0x00,0x00,0x01,0xF3,0xF0, +0x00,0x00,0x1F,0xBE,0x00,0x00,0x00,0xF8,0x0E,0xCC, +0x80,0x46,0xFF,0xFF,0xE0,0x03,0xFF,0xFF,0xF0,0x0F, +0xFF,0xFF,0xE0,0x3F,0xFF,0xFF,0xC0,0xFF,0xFF,0xFF, +0x83,0xE0,0x00,0x7F,0x0F,0x80,0x00,0xFC,0x3E,0x00, +0x01,0xF0,0xF8,0x00,0x07,0xE4,0xFC,0x00,0x01,0xF2, +0x3E,0x00,0x01,0xF0,0xF8,0x00,0x0F,0x83,0xE0,0x00, +0xFC,0x0F,0xFF,0xFF,0xE0,0x3F,0xFF,0xFF,0x00,0xFF, +0xFF,0xFE,0x03,0xFF,0xFF,0xFE,0x0F,0xFF,0xFF,0xFC, +0x3E,0x00,0x03,0xF8,0xF8,0x00,0x03,0xE3,0xE0,0x00, +0x0F,0xD1,0xF0,0x00,0x03,0xE8,0xF8,0x00,0x01,0xFC, +0x7C,0x00,0x00,0xFA,0x3E,0x00,0x00,0xFC,0xF8,0x00, +0x0F,0xE4,0x7F,0xFF,0xFF,0xE1,0xFF,0xFF,0xFF,0x07, +0xFF,0xFF,0xF0,0x1F,0xFF,0xFE,0x00,0x10,0xCC,0x60, +0x4C,0x00,0x07,0xFC,0x00,0x00,0x0F,0xFF,0xE0,0x00, +0x0F,0xFF,0xFE,0x00,0x0F,0xFF,0xFF,0xC0,0x07,0xFE, +0x1F,0xF8,0x03,0xF8,0x00,0x7F,0x01,0xFC,0x00,0x0F, +0xE0,0x7E,0x00,0x01,0xF8,0x3F,0x00,0x00,0x3F,0x1F, +0x80,0x00,0x07,0xC7,0xC0,0x00,0x01,0xF1,0xF0,0x00, +0x00,0x70,0xFC,0x00,0x00,0x00,0x6F,0xC0,0x00,0x00, +0x02,0xBE,0x00,0x00,0x00,0x0F,0x80,0x00,0x00,0xC1, +0xF0,0x00,0x00,0x3E,0x7C,0x00,0x00,0x1F,0x9F,0x80, +0x00,0x07,0xC3,0xE0,0x00,0x03,0xF0,0xFC,0x00,0x00, +0xFC,0x1F,0x80,0x00,0x7E,0x07,0xF0,0x00,0x3F,0x00, +0xFF,0x00,0x3F,0xC0,0x1F,0xF8,0x3F,0xE0,0x03,0xFF, +0xFF,0xF0,0x00,0x7F,0xFF,0xF0,0x00,0x07,0xFF,0xF8, +0x00,0x00,0x3F,0xF0,0x00,0x0F,0xCC,0x80,0x4C,0xFF, +0xFF,0xF0,0x00,0xFF,0xFF,0xFE,0x00,0xFF,0xFF,0xFF, +0x00,0xFF,0xFF,0xFF,0xC0,0xFF,0xFF,0xFF,0xE0,0xF8, +0x00,0x0F,0xF0,0xF8,0x00,0x03,0xF0,0xF8,0x00,0x01, +0xF8,0xF8,0x00,0x00,0xF8,0xF8,0x00,0x00,0xFC,0xF8, +0x00,0x00,0x7C,0xF8,0x00,0x00,0x7F,0xBF,0x00,0x00, +0x07,0xF3,0xE0,0x00,0x00,0xFB,0xE0,0x00,0x01,0xFC, +0x7C,0x00,0x00,0x3E,0x7C,0x00,0x00,0x7E,0x7C,0x00, +0x00,0x7C,0x7C,0x00,0x00,0xFC,0x7C,0x00,0x01,0xF8, +0x7C,0x00,0x07,0xF8,0x7F,0xFF,0xFF,0xF0,0x7F,0xFF, +0xFF,0xE0,0x7F,0xFF,0xFF,0x80,0x7F,0xFF,0xFF,0x00, +0x7F,0xFF,0xF0,0x00,0x0E,0xCC,0x80,0x47,0x7F,0xFF, +0xFF,0xFE,0xDF,0x80,0x00,0x00,0x57,0xC0,0x00,0x00, +0x2F,0xFF,0xFF,0xFF,0x1B,0xF0,0x00,0x00,0x0B,0xF8, +0x00,0x00,0x05,0xFF,0xFF,0xFF,0xFC,0x0D,0x4C,0x80, +0x41,0x7F,0xFF,0xFF,0xFE,0xFC,0x00,0x00,0x15,0xF0, +0x00,0x00,0x5F,0xFF,0xFF,0xF1,0xBF,0x00,0x00,0x06, +0xFC,0x00,0x00,0x13,0xF0,0x00,0x00,0x00,0x11,0xCC, +0x60,0x52,0x00,0x03,0xFF,0x00,0x00,0x03,0xFF,0xFE, +0x00,0x00,0xFF,0xFF,0xF8,0x00,0x1F,0xFF,0xFF,0xC0, +0x03,0xFF,0x03,0xFE,0x00,0x7F,0x00,0x07,0xF0,0x0F, +0xE0,0x00,0x3F,0x81,0xF8,0x00,0x01,0xF8,0x3F,0x00, +0x00,0x0F,0xC3,0xF0,0x00,0x00,0x7C,0x3E,0x00,0x00, +0x07,0xC7,0xC0,0x00,0x00,0x31,0x0F,0x80,0x00,0x00, +0x02,0xFE,0x00,0x00,0x00,0x05,0xFC,0x00,0x0F,0xFF, +0xF7,0xE0,0x00,0x00,0x1F,0x87,0xC0,0x00,0x00,0x3E, +0x7E,0x00,0x00,0x03,0xF0,0x7E,0x00,0x00,0x07,0xC3, +0xF0,0x00,0x00,0xFC,0x1F,0xC0,0x00,0x1F,0xC0,0xFF, +0x00,0x0F,0xFC,0x07,0xFF,0x07,0xFF,0x80,0x3F,0xFF, +0xFF,0xE0,0x00,0xFF,0xFF,0xFC,0x00,0x03,0xFF,0xFE, +0x00,0x00,0x07,0xFE,0x00,0x00,0x0F,0x4C,0x80,0x4D, +0xBF,0x00,0x00,0x0F,0xEF,0xC0,0x00,0x03,0xF1,0xF0, +0x00,0x00,0xFD,0xFF,0xFF,0xFF,0xFF,0xBF,0x00,0x00, +0x0F,0xEF,0xC0,0x00,0x03,0xF3,0xF0,0x00,0x00,0xF8, +0x02,0xCC,0xA0,0x1F,0xBF,0xDF,0xEF,0xF7,0xFB,0xF9, +0xF8,0x0A,0x4C,0x40,0x37,0xA0,0x00,0x3F,0xA0,0x00, +0x3F,0xA0,0x00,0x3F,0x60,0x00,0x3F,0x3E,0x00,0x3F, +0x1F,0x00,0x3E,0xF8,0x03,0xF7,0xE0,0x3F,0x1F,0xFF, +0xF8,0x7F,0xFF,0x83,0xFF,0xF8,0x07,0xFF,0x80,0x0F, +0xE0,0x00,0x0F,0xCC,0x80,0x46,0xF8,0x00,0x01,0xFC, +0xF8,0x00,0x03,0xF8,0xF8,0x00,0x07,0xF0,0xF8,0x00, +0x0F,0xE0,0xF8,0x00,0x1F,0xC0,0xF8,0x00,0x3F,0x80, +0xF8,0x00,0x7F,0x00,0xF8,0x00,0xFE,0x00,0xF8,0x01, +0xFC,0x00,0xF8,0x03,0xF8,0x00,0xF8,0x07,0xF0,0x00, +0xF8,0x0F,0xE0,0x00,0xF8,0x1F,0xC0,0x00,0xF8,0x3F, +0x80,0x00,0xF8,0x7F,0x00,0x00,0xF8,0xFE,0x00,0x00, +0xF9,0xFE,0x00,0x00,0xFB,0xFF,0x00,0x00,0xFF,0xFF, +0x80,0x00,0xFF,0xCF,0xC0,0x00,0xFF,0x8F,0xC0,0x00, +0xFF,0x07,0xE0,0x00,0xFE,0x03,0xF0,0x00,0xFC,0x03, +0xF8,0x00,0xF8,0x01,0xF8,0x00,0xF8,0x00,0xFC,0x00, +0xF8,0x00,0xFE,0x00,0xF8,0x00,0x7F,0x00,0xF8,0x00, +0x3F,0x00,0xF8,0x00,0x1F,0x80,0xF8,0x00,0x1F,0xC0, +0xF8,0x00,0x0F,0xC0,0xF8,0x00,0x07,0xE0,0xF8,0x00, +0x07,0xF0,0xF8,0x00,0x03,0xF8,0xF8,0x00,0x01,0xF8, +0xF8,0x00,0x00,0xFC,0xF8,0x00,0x00,0xFE,0x0C,0x4C, +0x80,0x3B,0xBF,0x00,0x00,0x1B,0xF0,0x00,0x01,0xBF, +0x00,0x00,0x1B,0xF0,0x00,0x01,0x7F,0x00,0x00,0x17, +0xFF,0xFF,0xFE,0x12,0x4C,0x80,0x59,0x3F,0xE0,0x00, +0x00,0xFF,0x1F,0xF0,0x00,0x01,0xFE,0xFF,0x80,0x00, +0x1F,0xF8,0xFF,0xC0,0x00,0x1F,0xF7,0xDE,0x00,0x01, +0xFF,0xC7,0xDF,0x00,0x01,0xEF,0xBE,0x78,0x00,0x1E, +0x7E,0x3E,0x7C,0x00,0x1E,0x7D,0xF1,0xE0,0x01,0xE3, +0xF1,0xF1,0xF0,0x01,0xE3,0xEF,0x87,0x80,0x1E,0x1F, +0x8F,0x87,0xC0,0x1E,0x1F,0x7C,0x1E,0x01,0xE0,0xFC, +0x7C,0x1F,0x01,0xE0,0xFB,0xE0,0x78,0x1E,0x07,0xDF, +0x03,0xE0,0xF0,0x3E,0xF8,0x0F,0x07,0x81,0xF7,0xC0, +0x78,0x78,0x0F,0xBE,0x03,0xE3,0xC0,0x7D,0xF0,0x0F, +0x1E,0x03,0xEF,0x80,0x79,0xE0,0x1F,0x7C,0x03,0xEF, +0x00,0xFB,0xE0,0x0F,0x78,0x07,0xE3,0xE0,0x0F,0xF0, +0x07,0xDF,0x00,0x3F,0x80,0x3F,0x1F,0x00,0x3F,0x00, +0x3E,0xF8,0x00,0xF0,0x01,0xF0,0x0F,0x4C,0x80,0x4D, +0x1F,0x80,0x00,0x0F,0xBF,0x80,0x00,0x1F,0x8F,0xF0, +0x00,0x07,0xDF,0xF0,0x00,0x0F,0xC7,0xFE,0x00,0x03, +0xEF,0xFE,0x00,0x07,0xE3,0xEF,0xC0,0x01,0xF7,0xCF, +0xC0,0x03,0xF1,0xF1,0xF8,0x00,0xFB,0xE1,0xF8,0x01, +0xF8,0xF8,0x3F,0x00,0x7D,0xF0,0x3F,0x00,0xFC,0x7C, +0x07,0xE0,0x3E,0xF8,0x07,0xE0,0x7E,0x3E,0x00,0xFC, +0x1F,0x7C,0x00,0xFC,0x3F,0x1F,0x00,0x1F,0x8F,0xBE, +0x00,0x1F,0x9F,0x8F,0x80,0x03,0xF7,0xDF,0x00,0x03, +0xFF,0xC7,0xC0,0x00,0x7F,0xEF,0x80,0x00,0x7F,0xE3, +0xE0,0x00,0x0F,0xF7,0xC0,0x00,0x0F,0xF1,0xF0,0x00, +0x01,0xF8,0x12,0x4C,0x60,0x52,0x00,0x07,0xFC,0x00, +0x00,0x01,0xFF,0xFC,0x00,0x00,0x3F,0xFF,0xF8,0x00, +0x03,0xFF,0xFF,0xF0,0x00,0x7F,0xE0,0xFF,0xC0,0x07, +0xF8,0x00,0xFF,0x00,0x7F,0x00,0x01,0xFC,0x03,0xF0, +0x00,0x07,0xF0,0x3F,0x00,0x00,0x1F,0x81,0xF0,0x00, +0x00,0x7E,0x1F,0x80,0x00,0x01,0xF0,0xF8,0x00,0x00, +0x0F,0xCF,0xC0,0x00,0x00,0x3E,0x8F,0x80,0x00,0x00, +0x3E,0x7C,0x00,0x00,0x01,0xFE,0x7C,0x00,0x00,0x00, +0xFB,0xE0,0x00,0x00,0x0F,0xE3,0xE0,0x00,0x00,0x0F, +0x9F,0x80,0x00,0x00,0x7C,0x7C,0x00,0x00,0x07,0xE3, +0xF0,0x00,0x00,0x3E,0x0F,0x80,0x00,0x03,0xF0,0x7E, +0x00,0x00,0x3F,0x01,0xF8,0x00,0x03,0xF8,0x07,0xE0, +0x00,0x3F,0x80,0x3F,0xC0,0x07,0xF8,0x00,0xFF,0xC1, +0xFF,0x80,0x01,0xFF,0xFF,0xF8,0x00,0x07,0xFF,0xFF, +0x00,0x00,0x0F,0xFF,0xE0,0x00,0x00,0x0F,0xF8,0x00, +0x00,0x0E,0xCC,0x80,0x46,0xFF,0xFF,0xF8,0x03,0xFF, +0xFF,0xFC,0x0F,0xFF,0xFF,0xF8,0x3F,0xFF,0xFF,0xF0, +0xFF,0xFF,0xFF,0xE3,0xE0,0x00,0x1F,0xCF,0x80,0x00, +0x3F,0x47,0xC0,0x00,0x0F,0xEF,0xE0,0x00,0x03,0xEF, +0x80,0x00,0x1F,0xBE,0x00,0x00,0xFC,0xF8,0x00,0x07, +0xF3,0xE0,0x00,0x7F,0x8F,0xFF,0xFF,0xFE,0x3F,0xFF, +0xFF,0xF0,0xFF,0xFF,0xFF,0x03,0xFF,0xFF,0xF0,0x0F, +0xFF,0xF0,0x00,0x6F,0xC0,0x00,0x00,0x37,0xE0,0x00, +0x00,0x0F,0x80,0x00,0x00,0x00,0x12,0xD0,0x5F,0x52, +0x00,0x03,0xFE,0x00,0x00,0x00,0x7F,0xFF,0x00,0x00, +0x07,0xFF,0xFF,0x00,0x00,0x7F,0xFF,0xFF,0x00,0x03, +0xFF,0x0F,0xFE,0x00,0x1F,0xE0,0x03,0xFC,0x00,0xFE, +0x00,0x03,0xF8,0x07,0xF0,0x00,0x07,0xE0,0x1F,0x80, +0x00,0x0F,0xC0,0xFC,0x00,0x00,0x1F,0x03,0xE0,0x00, +0x00,0x7E,0x0F,0x80,0x00,0x00,0xF8,0x7C,0x00,0x00, +0x03,0xF4,0xBE,0x00,0x00,0x00,0xF9,0xF8,0x00,0x00, +0x03,0xEA,0xF8,0x00,0x00,0x01,0xFB,0xF0,0x00,0x00, +0x07,0xD2,0xF8,0x00,0x00,0x03,0xE3,0xE0,0x00,0x00, +0x1F,0x87,0xC0,0x00,0x00,0x7C,0x1F,0x00,0x04,0x03, +0xF0,0x7E,0x00,0x3E,0x0F,0xC0,0xFC,0x00,0xFE,0x7E, +0x01,0xF8,0x03,0xFF,0xF0,0x07,0xF0,0x07,0xFF,0xC0, +0x0F,0xF0,0x03,0xFE,0x00,0x1F,0xF8,0x3F,0xF0,0x00, +0x3F,0xFF,0xFF,0xF0,0x00,0x3F,0xFF,0xFF,0xF8,0x00, +0x3F,0xFF,0x8F,0xF0,0x00,0x1F,0xF0,0x1F,0xC0,0x00, +0x00,0x00,0x1E,0x00,0x00,0x00,0x00,0x18,0x10,0xCC, +0x80,0x4C,0xFF,0xFF,0xFE,0x00,0x3F,0xFF,0xFF,0xF0, +0x0F,0xFF,0xFF,0xFE,0x03,0xFF,0xFF,0xFF,0xC0,0xF8, +0x00,0x1F,0xF8,0x3E,0x00,0x00,0x7E,0x0F,0x80,0x00, +0x0F,0xC4,0xFC,0x00,0x00,0x3E,0x1F,0x00,0x00,0x0F, +0xC9,0xF8,0x00,0x00,0x7C,0x3E,0x00,0x00,0x3F,0x0F, +0x80,0x00,0x1F,0x83,0xE0,0x00,0x1F,0xE0,0xFF,0xFF, +0xFF,0xF0,0x3F,0xFF,0xFF,0xF8,0x0F,0xFF,0xFF,0xF8, +0x03,0xFF,0xFF,0xF0,0x00,0xF8,0x03,0xF8,0x00,0x3E, +0x00,0x3F,0x80,0x0F,0x80,0x07,0xF0,0x03,0xE0,0x00, +0xFE,0x00,0xF8,0x00,0x1F,0x80,0x3E,0x00,0x03,0xF0, +0x0F,0x80,0x00,0xFE,0x03,0xE0,0x00,0x1F,0xC0,0xF8, +0x00,0x03,0xF0,0x3E,0x00,0x00,0xFE,0x0F,0x80,0x00, +0x1F,0x83,0xE0,0x00,0x03,0xF0,0xF8,0x00,0x00,0xFE, +0x3E,0x00,0x00,0x1F,0x8F,0x80,0x00,0x03,0xF3,0xE0, +0x00,0x00,0xFE,0xF8,0x00,0x00,0x1F,0x80,0x0F,0xCC, +0x40,0x46,0x00,0x1F,0xF0,0x00,0x00,0xFF,0xFE,0x00, +0x03,0xFF,0xFF,0x80,0x07,0xFF,0xFF,0xC0,0x0F,0xFF, +0xFF,0xE0,0x1F,0xC0,0x07,0xF0,0x1F,0x00,0x03,0xF0, +0x3E,0x00,0x01,0xF9,0x07,0xC0,0x00,0x1F,0x07,0xC0, +0x00,0x0F,0x20,0xF8,0x00,0x00,0x00,0x7E,0x00,0x00, +0x00,0x7F,0x80,0x00,0x00,0x3F,0xF0,0x00,0x00,0x1F, +0xFF,0x80,0x00,0x0F,0xFF,0xF0,0x00,0x03,0xFF,0xFE, +0x00,0x00,0x7F,0xFF,0x80,0x00,0x07,0xFF,0xC0,0x00, +0x00,0x7F,0xE0,0x00,0x00,0x0F,0xE0,0x00,0x00,0x03, +0xF0,0x00,0x00,0x01,0xF3,0xE0,0x00,0x01,0xF3,0xE0, +0x00,0x00,0xF9,0xF0,0x00,0x00,0xF9,0xF0,0x00,0x00, +0xF1,0xF8,0x00,0x01,0xF0,0xF8,0x00,0x01,0xF0,0xFE, +0x00,0x03,0xE0,0x7F,0x80,0x0F,0xE0,0x3F,0xFF,0xFF, +0xC0,0x1F,0xFF,0xFF,0x80,0x0F,0xFF,0xFF,0x00,0x03, +0xFF,0xFC,0x00,0x00,0x7F,0xE0,0x00,0x0F,0x4C,0x20, +0x41,0x7F,0xFF,0xFF,0xFF,0xE8,0x00,0x3E,0x00,0x1A, +0x00,0x0F,0x80,0x06,0x80,0x03,0xE0,0x01,0xA0,0x00, +0xF8,0x00,0x58,0x00,0x3E,0x00,0x00,0x0F,0x4C,0x80, +0x4D,0xBF,0x00,0x00,0x0F,0xEF,0xC0,0x00,0x03,0xFB, +0xF0,0x00,0x00,0xFD,0xFC,0x00,0x00,0x3E,0xFC,0x00, +0x00,0x7C,0xF8,0x00,0x01,0xFC,0x3E,0x00,0x00,0x7C, +0x7E,0x00,0x01,0xF8,0x7E,0x00,0x07,0xE0,0xFF,0x00, +0x3F,0xC0,0xFF,0xFF,0xFF,0x00,0xFF,0xFF,0xFC,0x00, +0xFF,0xFF,0xF0,0x00,0x7F,0xFF,0x80,0x00,0x1F,0xF8, +0x00,0x11,0xCC,0x00,0x46,0xFC,0x00,0x00,0x03,0xE7, +0xC0,0x00,0x00,0x7C,0x7E,0x00,0x00,0x07,0xC3,0xE0, +0x00,0x00,0x7C,0x3E,0x00,0x00,0x0F,0x83,0xF0,0x00, +0x00,0xF9,0x03,0xE0,0x00,0x03,0xE0,0x1F,0x00,0x00, +0x3E,0x20,0x3E,0x00,0x00,0xF8,0x01,0xF0,0x00,0x0F, +0x00,0x1F,0x00,0x01,0xF0,0x01,0xF8,0x00,0x1F,0x04, +0x01,0xF0,0x00,0x7C,0x00,0x0F,0x80,0x07,0x80,0x80, +0x1F,0x00,0x1F,0x00,0x00,0xF8,0x01,0xE0,0x00,0x0F, +0x80,0x3E,0x00,0x00,0x78,0x03,0xE0,0x10,0x00,0xF8, +0x0F,0x80,0x00,0x07,0x80,0xF0,0x02,0x00,0x0F,0x83, +0xE0,0x00,0x00,0x7C,0x3C,0x00,0x00,0x07,0xC7,0xC0, +0x00,0x00,0x3C,0x78,0x00,0x00,0x03,0xE7,0x80,0x00, +0x00,0x3E,0xF8,0x00,0x40,0x00,0x3D,0xE0,0x00,0x90, +0x00,0x3F,0x80,0x00,0x00,0x01,0xF0,0x00,0x00,0x18, +0x4C,0x20,0x64,0xF8,0x00,0x07,0xE0,0x00,0x1F,0x7C, +0x00,0x03,0xF8,0x00,0x0F,0xBE,0x00,0x03,0xFC,0x00, +0x07,0xCF,0x80,0x01,0xFE,0x00,0x03,0xC7,0xC0,0x00, +0xFF,0x00,0x03,0xE3,0xE0,0x00,0x7F,0xC0,0x01,0xF1, +0xF0,0x00,0x7F,0xE0,0x00,0xF8,0x7C,0x00,0x3C,0xF0, +0x00,0x78,0x3E,0x00,0x1E,0x7C,0x00,0x7C,0x1F,0x00, +0x1F,0x3E,0x00,0x3E,0x0F,0x80,0x0F,0x8F,0x00,0x1F, +0x03,0xC0,0x07,0x87,0x80,0x0F,0x01,0xF0,0x03,0xC3, +0xE0,0x0F,0x80,0xF8,0x03,0xE1,0xF0,0x07,0xC0,0x7C, +0x01,0xE0,0x78,0x03,0xC0,0x1E,0x00,0xF0,0x3E,0x01, +0xE0,0x0F,0x80,0xF8,0x1F,0x01,0xF0,0x07,0xC0,0x7C, +0x07,0x80,0xF8,0x01,0xE0,0x3C,0x03,0xC0,0x78,0x00, +0xF0,0x1E,0x01,0xF0,0x3C,0x00,0x7C,0x1F,0x00,0xF8, +0x3E,0x00,0x3E,0x0F,0x00,0x3C,0x1F,0x00,0x0F,0x07, +0x80,0x1E,0x0F,0x00,0x07,0x87,0xC0,0x0F,0x87,0x80, +0x03,0xC3,0xE0,0x07,0xC7,0xC0,0x01,0xF1,0xE0,0x01, +0xE3,0xC0,0x00,0x78,0xF0,0x00,0xF1,0xE0,0x00,0x3C, +0xF8,0x00,0x7C,0xF0,0x00,0x1E,0x7C,0x00,0x1E,0xF8, +0x00,0x0F,0xBC,0x00,0x0F,0x78,0x00,0x03,0xDE,0x00, +0x07,0xBC,0x00,0x01,0xFF,0x00,0x03,0xDE,0x00,0x00, +0xFF,0x00,0x00,0xFF,0x00,0x90,0x07,0xF0,0x00,0x0F, +0xE0,0x00,0x03,0xF0,0x00,0x03,0xE0,0x00,0x00,0xF8, +0x00,0x01,0xF0,0x00,0x11,0x4C,0x20,0x46,0x7E,0x00, +0x00,0x1F,0x87,0xE0,0x00,0x07,0xE0,0x7E,0x00,0x00, +0xF8,0x0F,0xC0,0x00,0x3E,0x00,0xFC,0x00,0x0F,0xC0, +0x0F,0xC0,0x03,0xF0,0x00,0xFC,0x00,0x7C,0x00,0x1F, +0x80,0x1F,0x00,0x01,0xF8,0x07,0xE0,0x00,0x1F,0x81, +0xF8,0x00,0x03,0xF0,0x3E,0x00,0x00,0x3F,0x0F,0x80, +0x00,0x03,0xF3,0xF0,0x00,0x00,0x3E,0xFC,0x00,0x00, +0x07,0xFF,0x00,0x00,0x00,0x7F,0xC0,0x00,0x00,0x07, +0xF8,0x00,0x00,0x00,0xFE,0x00,0x00,0x00,0x0F,0xC0, +0x00,0x00,0x03,0xFC,0x00,0x00,0x00,0xFF,0xC0,0x00, +0x00,0x3F,0xF8,0x00,0x00,0x07,0xDF,0x80,0x00,0x01, +0xF9,0xF8,0x00,0x00,0x7E,0x3F,0x00,0x00,0x1F,0x83, +0xF0,0x00,0x03,0xF0,0x3F,0x00,0x00,0xFC,0x07,0xF0, +0x00,0x3F,0x00,0x7E,0x00,0x07,0xC0,0x07,0xE0,0x01, +0xF8,0x00,0xFE,0x00,0x7E,0x00,0x0F,0xC0,0x1F,0x80, +0x00,0xFC,0x03,0xF0,0x00,0x0F,0xC0,0xFC,0x00,0x01, +0xFC,0x3F,0x00,0x00,0x1F,0x8F,0xC0,0x00,0x01,0xF9, +0xF8,0x00,0x00,0x3F,0x80,0x11,0xCC,0x00,0x46,0xFE, +0x00,0x00,0x07,0xE7,0xE0,0x00,0x00,0xFC,0x3F,0x00, +0x00,0x1F,0x83,0xF8,0x00,0x01,0xF8,0x1F,0x80,0x00, +0x3F,0x00,0xFC,0x00,0x07,0xE0,0x0F,0xE0,0x00,0x7C, +0x00,0x7E,0x00,0x0F,0xC0,0x03,0xF0,0x01,0xF8,0x00, +0x3F,0x80,0x1F,0x00,0x01,0xF8,0x03,0xF0,0x00,0x0F, +0xC0,0x7E,0x00,0x00,0xFC,0x07,0xC0,0x00,0x07,0xE0, +0xFC,0x00,0x00,0x3F,0x0F,0x80,0x00,0x03,0xF1,0xF0, +0x00,0x00,0x1F,0xBF,0x00,0x00,0x00,0xFB,0xE0,0x00, +0x00,0x0F,0xFC,0x00,0x00,0x00,0x7F,0xC0,0x00,0x00, +0x03,0xF8,0x00,0x00,0x00,0x3F,0x00,0x01,0xA0,0x00, +0x3E,0x00,0x03,0x40,0x00,0x7C,0x00,0x04,0x00,0x00, +0xF8,0x00,0x00,0x0F,0x4C,0x20,0x41,0x67,0xFF,0xFF, +0xFF,0x00,0x00,0x00,0xFE,0x00,0x00,0x01,0xF8,0x00, +0x00,0x07,0xE0,0x00,0x00,0x1F,0x80,0x00,0x00,0x7E, +0x00,0x00,0x01,0xFC,0x00,0x00,0x07,0xF0,0x00,0x00, +0x0F,0xC0,0x00,0x00,0x3F,0x00,0x00,0x00,0xFC,0x00, +0x00,0x03,0xF8,0x00,0x00,0x0F,0xE0,0x00,0x00,0x1F, +0x80,0x00,0x00,0x7E,0x00,0x00,0x01,0xF8,0x00,0x00, +0x07,0xF0,0x00,0x00,0x1F,0xC0,0x00,0x00,0x3F,0x00, +0x00,0x00,0xFC,0x00,0x00,0x03,0xF0,0x00,0x00,0x0F, +0xC0,0x00,0x00,0x3F,0x80,0x00,0x00,0x7E,0x00,0x00, +0x01,0xF8,0x00,0x00,0x07,0xE0,0x00,0x00,0x83,0xF0, +0x00,0x00,0x0F,0xC0,0x00,0x00,0x5F,0xFF,0xFF,0xFF, +0xE0,0x05,0x62,0x9A,0x9F,0x5F,0xFE,0xF8,0x1B,0xE0, +0x6F,0x81,0xBE,0x06,0xF8,0x19,0xE0,0x57,0xFE,0x07, +0xCC,0x00,0x1F,0x1E,0x00,0x0E,0x00,0x21,0xE0,0x00, +0xE0,0x04,0x9E,0x00,0x0E,0x00,0x81,0xE0,0x00,0xE0, +0x12,0x1E,0x02,0x41,0xE0,0x00,0xE0,0x40,0x1E,0x00, +0x0E,0x09,0x01,0xE0,0x00,0xE1,0x00,0x1E,0x00,0x0E, +0x24,0x01,0xE0,0x00,0xE4,0x00,0x1E,0x00,0x0E,0x00, +0x0F,0x05,0x62,0x3A,0x9F,0x5F,0xFE,0x81,0xFA,0x07, +0xE8,0x1F,0xA0,0x7E,0x81,0xF8,0x07,0xD7,0xFE,0x0A, +0xAA,0x48,0xB3,0x00,0x1F,0x00,0x00,0xFC,0x02,0x00, +0x7F,0x00,0x03,0xFE,0x00,0x0F,0x78,0x00,0x7D,0xF0, +0x01,0xE3,0xC0,0x0F,0x8F,0x04,0x07,0x83,0xC0,0x3E, +0x0F,0x80,0xF0,0x1E,0x07,0xC0,0x7C,0x1E,0x00,0xF2, +0x1F,0x00,0x7C,0xF8,0x00,0xF3,0xE0,0x03,0xEF,0x00, +0x07,0x80,0x0F,0x87,0xFB,0x3B,0x3F,0xFF,0xFF,0xFF, +0xC0,0x04,0x8E,0x6F,0xA4,0xFC,0x1F,0x07,0xE0,0xF8, +0x1F,0x03,0xC0,0x78,0x0C,0xB8,0x40,0x3A,0x00,0xFF, +0xC0,0x00,0xFF,0xFC,0x00,0xFF,0xFF,0xC0,0x7F,0xFF, +0xF0,0x3F,0x80,0xFE,0x0F,0x80,0x0F,0x90,0xF8,0x00, +0x3E,0x1C,0x00,0x0F,0x80,0x00,0x03,0xE0,0x00,0x03, +0xF8,0x00,0x1F,0xFE,0x01,0xFF,0xFF,0x81,0xFF,0xFF, +0xE1,0xFF,0xFC,0xF8,0xFF,0xC0,0x3E,0x3F,0x00,0x0F, +0x9F,0x80,0x03,0xE7,0xC0,0x00,0xFA,0x3E,0x00,0x0F, +0xCF,0x80,0x07,0xF3,0xF0,0x03,0xFC,0x7E,0x03,0xFF, +0x1F,0xFF,0xFF,0xC3,0xFF,0xF8,0xF0,0x7F,0xFC,0x3E, +0x03,0xF8,0x0F,0x80,0x0C,0x4C,0x60,0x3B,0xBF,0x00, +0x00,0x13,0xF0,0x00,0x00,0xF8,0x3F,0x00,0x7C,0x7F, +0xE0,0x3E,0xFF,0xFC,0x1F,0xFF,0xFF,0x0F,0xFC,0x1F, +0xC7,0xF8,0x07,0xE3,0xF8,0x01,0xF9,0xF8,0x00,0x7C, +0xFC,0x00,0x1F,0xAF,0x80,0x01,0xF8,0xF8,0x00,0x0F, +0xAF,0x80,0x01,0xF7,0xE0,0x00,0xF3,0xF0,0x00,0xF9, +0xFC,0x00,0xFC,0xFF,0x00,0xFC,0x7F,0xC1,0xFC,0x3F, +0xFF,0xFE,0x1F,0x7F,0xFE,0x0F,0x9F,0xFC,0x07,0xC3, +0xF8,0x00,0x0C,0x38,0x40,0x36,0x00,0x7F,0x80,0x01, +0xFF,0xF0,0x01,0xFF,0xFC,0x01,0xFF,0xFF,0x01,0xFC, +0x1F,0xC1,0xF8,0x03,0xF0,0xF8,0x00,0xF8,0xF8,0x00, +0x7C,0x7C,0x00,0x1C,0x3C,0x00,0x00,0x6F,0xC0,0x00, +0x03,0xE0,0x00,0x78,0xF0,0x00,0x3E,0x7C,0x00,0x1F, +0x3E,0x00,0x1F,0x1F,0x80,0x0F,0x87,0xE0,0x0F,0x81, +0xFC,0x1F,0xC0,0x7F,0xFF,0xC0,0x1F,0xFF,0xC0,0x07, +0xFF,0x80,0x00,0x7F,0x00,0x0C,0x4C,0x40,0x3B,0xA0, +0x00,0x03,0xF2,0x00,0x00,0x3E,0x00,0xFE,0x1F,0x01, +0xFF,0xCF,0x83,0xFF,0xF7,0xC3,0xFF,0xFF,0xE3,0xF8, +0x3F,0xF1,0xF8,0x07,0xF9,0xF8,0x01,0xFC,0xF8,0x00, +0x7E,0x78,0x00,0x3F,0xDF,0x80,0x01,0xF9,0xF8,0x00, +0x1F,0x3E,0x00,0x0F,0x9F,0x00,0x0F,0xCF,0xC0,0x0F, +0xE3,0xF0,0x0F,0xF0,0xFE,0x0F,0xF8,0x7F,0xFF,0xFC, +0x0F,0xFF,0xFE,0x03,0xFF,0x9F,0x00,0x7F,0x0F,0x80, +0x0C,0xB8,0x40,0x3A,0x00,0x7F,0x80,0x00,0xFF,0xF8, +0x00,0x7F,0xFF,0x80,0x3F,0xFF,0xF0,0x1F,0xC0,0xFE, +0x0F,0xC0,0x0F,0x83,0xE0,0x01,0xF1,0xF0,0x00,0x7C, +0x7C,0x00,0x0F,0xC7,0xC0,0x00,0x7E,0xBF,0xFF,0xFF, +0xF5,0xF0,0x00,0x00,0x87,0xC0,0x00,0xF9,0xF8,0x00, +0x7C,0x3F,0x00,0x3F,0x07,0xF0,0x3F,0x80,0xFF,0xFF, +0xC0,0x1F,0xFF,0xE0,0x03,0xFF,0xF0,0x00,0x1F,0xE0, +0x00,0x08,0xCC,0x00,0x1E,0x00,0x7F,0x80,0x7F,0xC0, +0x3F,0xF0,0x1F,0xFC,0x07,0xE0,0x01,0xF0,0x14,0x0F, +0x00,0xAF,0xFF,0xE6,0x83,0xC0,0x34,0x1E,0x01,0xA0, +0xF0,0x09,0x07,0x80,0x00,0x0C,0x4E,0x5A,0xBA,0x00, +0xFE,0x0F,0x01,0xFF,0xC7,0x83,0xFF,0xF3,0xC3,0xFF, +0xFD,0xE3,0xF8,0x3F,0xF1,0xF8,0x07,0xF9,0xF8,0x01, +0xFC,0xF8,0x00,0x7E,0x78,0x00,0x1F,0xAF,0x80,0x01, +0xF8,0xF8,0x00,0x0F,0xBF,0x80,0x01,0xF3,0xE0,0x01, +0xF9,0xF8,0x01,0xFC,0x7E,0x01,0xFE,0x3F,0x81,0xFF, +0x0F,0xFF,0xFF,0x83,0xFF,0xF7,0xC0,0x7F,0xF3,0xE0, +0x0F,0xE1,0xF8,0x00,0x00,0x1F,0x38,0x00,0x0F,0x1E, +0x00,0x0F,0x8F,0x80,0x07,0xC7,0xC0,0x07,0xC1,0xF8, +0x0F,0xE0,0xFF,0xFF,0xE0,0x3F,0xFF,0xE0,0x07,0xFF, +0xC0,0x00,0xFF,0x80,0x00,0x0B,0xCC,0x60,0x3B,0xBF, +0x00,0x00,0x27,0xE0,0x00,0x03,0xE0,0xFE,0x03,0xE3, +0xFF,0x83,0xEF,0xFF,0xC3,0xFF,0xFF,0xE3,0xFF,0x07, +0xF3,0xFC,0x01,0xF3,0xF8,0x01,0xFC,0x7E,0x00,0x1F, +0xDF,0x80,0x03,0xFB,0xF0,0x00,0x7E,0xFE,0x00,0x0F, +0x80,0x02,0x4C,0x80,0x19,0x7F,0x61,0xBF,0xBF,0xBF, +0xBE,0x05,0x63,0xDA,0x99,0x60,0xFD,0x80,0x1A,0x0F, +0xE8,0x3F,0xA0,0xFE,0x83,0xF8,0x0F,0x83,0xF8,0xFF, +0x9F,0xE3,0xF0,0x0B,0x4C,0x80,0x37,0xBE,0x00,0x00, +0x4F,0x80,0x00,0x0F,0x00,0x1F,0x9E,0x00,0x7E,0x3C, +0x01,0xF8,0x78,0x07,0xE0,0xF0,0x1F,0x81,0xE0,0x7E, +0x03,0xC1,0xF8,0x07,0x87,0xE0,0x0F,0x1F,0x80,0x1E, +0x7E,0x00,0x3D,0xF8,0x00,0x7F,0xF0,0x00,0xFF,0xF0, +0x01,0xFF,0xF0,0x03,0xFB,0xE0,0x07,0xE3,0xE0,0x0F, +0x87,0xE0,0x1E,0x07,0xC0,0x3C,0x07,0xC0,0x78,0x0F, +0xC0,0xF0,0x0F,0x81,0xE0,0x1F,0x83,0xC0,0x1F,0x87, +0x80,0x1F,0x0F,0x00,0x3F,0x1E,0x00,0x3F,0x3C,0x00, +0x3E,0x78,0x00,0x7E,0x02,0xCC,0x60,0x19,0xBF,0xDF, +0xEF,0xF7,0xFB,0xF9,0xF8,0x13,0x38,0x60,0x58,0xF8, +0x3F,0x00,0x3F,0x81,0xF1,0xFF,0x81,0xFF,0xC3,0xEF, +0xFF,0x87,0xFF,0xC7,0xFF,0xFF,0x9F,0xFF,0x8F,0xF8, +0x3F,0xF8,0x1F,0x9F,0xE0,0x1F,0xE0,0x1F,0x3F,0x80, +0x3F,0x80,0x1F,0x9F,0xC0,0x07,0xC0,0x07,0xDF,0x00, +0x0F,0x80,0x0F,0xEF,0xC0,0x03,0xC0,0x03,0xFB,0xF0, +0x00,0xF0,0x00,0xFC,0xFC,0x00,0x3C,0x00,0x3E,0x0B, +0xB8,0x60,0x3A,0xF8,0x3F,0x80,0xF8,0xFF,0xE0,0xFB, +0xFF,0xF0,0xFF,0xFF,0xF8,0xFF,0xC1,0xFC,0xFF,0x00, +0x7C,0xFE,0x00,0x7F,0x1F,0x80,0x07,0xF7,0xE0,0x00, +0xFE,0xFC,0x00,0x1F,0xBF,0x80,0x03,0xE0,0x0D,0x38, +0x40,0x3A,0x00,0x7F,0x80,0x00,0x7F,0xFC,0x00,0x1F, +0xFF,0xE0,0x0F,0xFF,0xFE,0x01,0xFC,0x1F,0xE0,0x7E, +0x00,0xFC,0x1F,0x80,0x0F,0xC3,0xE0,0x00,0xF8,0xFC, +0x00,0x0F,0xA3,0xE0,0x00,0x3E,0x8F,0x80,0x00,0x7A, +0x3E,0x00,0x01,0xF8,0xF8,0x00,0x07,0xA3,0xE0,0x00, +0x3E,0x7E,0x00,0x07,0xC7,0xC0,0x01,0xF0,0xFC,0x00, +0x7E,0x0F,0xC0,0x1F,0x80,0xFE,0x0F,0xF0,0x1F,0xFF, +0xFC,0x00,0xFF,0xFF,0x00,0x0F,0xFF,0x80,0x00,0x3F, +0xC0,0x00,0x0C,0x4E,0x7A,0xBA,0xF8,0x7F,0x00,0x7C, +0xFF,0xE0,0x3E,0xFF,0xFC,0x1F,0xFF,0xFF,0x0F,0xF8, +0x1F,0xC7,0xF8,0x03,0xE3,0xF8,0x00,0xF9,0xF8,0x00, +0x7C,0xFC,0x00,0x1F,0x9F,0x80,0x01,0xF9,0xF8,0x00, +0x0F,0xAF,0x80,0x01,0xF7,0xE0,0x00,0xFB,0xF0,0x00, +0xF9,0xFC,0x00,0xFC,0xFF,0x00,0xFC,0x7F,0xE0,0xFC, +0x3F,0xFF,0xFE,0x1F,0x7F,0xFC,0x0F,0x9F,0xFC,0x07, +0xC3,0xF8,0x06,0xFC,0x00,0x00,0x57,0xC0,0x00,0x00, +0x0C,0x4E,0x5A,0xBA,0x00,0xFE,0x1F,0x01,0xFF,0xCF, +0x83,0xFF,0xF7,0xC3,0xFF,0xFF,0xE3,0xF8,0x1F,0xF1, +0xF0,0x07,0xF9,0xF8,0x01,0xFC,0xF8,0x00,0x7E,0x78, +0x00,0x3F,0xDF,0x80,0x01,0xF9,0xF8,0x00,0x1F,0x3E, +0x00,0x0F,0x9F,0x00,0x0F,0xCF,0xC0,0x0F,0xE3,0xF0, +0x0F,0xF0,0xFE,0x0F,0xF8,0x3F,0xFF,0xFC,0x0F,0xFF, +0xBE,0x03,0xFF,0x9F,0x00,0x7F,0x0F,0xE8,0x00,0x00, +0xFD,0x00,0x00,0x0F,0x80,0x07,0xB8,0x60,0x24,0xF8, +0xFC,0xF9,0xFE,0xFB,0xFE,0xFF,0xFC,0xFF,0x04,0xFE, +0x01,0x3F,0x80,0x37,0xE0,0x06,0xFC,0x00,0xBF,0x80, +0x00,0x0B,0x38,0x40,0x36,0x01,0xFE,0x00,0x1F,0xFF, +0x00,0x7F,0xFF,0x81,0xFF,0xFF,0x87,0xE0,0x3F,0x0F, +0x80,0x3F,0x1E,0x00,0x3E,0x7C,0x00,0x7C,0xF8,0x00, +0x78,0xF8,0x00,0x01,0xFE,0x00,0x03,0xFF,0xC0,0x03, +0xFF,0xF0,0x03,0xFF,0xFC,0x01,0xFF,0xFC,0x00,0x3F, +0xFC,0x00,0x07,0xFC,0x00,0x01,0xF8,0x00,0x01,0xF3, +0x80,0x01,0xEF,0x80,0x03,0xDF,0x00,0x0F,0xBF,0x00, +0x3F,0x3F,0x80,0xFC,0x3F,0xFF,0xF8,0x3F,0xFF,0xE0, +0x3F,0xFF,0x00,0x0F,0xF8,0x00,0x06,0xCA,0x20,0x1E, +0x01,0x00,0x1C,0x00,0xF0,0x60,0xF8,0x2B,0xFF,0xFA, +0x3E,0x0D,0x1F,0x05,0x8F,0x80,0x1F,0x08,0x0F,0xF8, +0x1F,0xE0,0x1F,0x80,0x0B,0xB8,0x60,0x3B,0xBF,0x00, +0x07,0xF7,0xE0,0x00,0xFD,0xFC,0x00,0x1F,0x7C,0x00, +0x3F,0x3C,0x00,0x3F,0x3E,0x00,0x7F,0x3F,0x00,0xFF, +0x3F,0x83,0xFF,0x1F,0xFF,0xFF,0x0F,0xFF,0xDF,0x07, +0xFF,0x1F,0x01,0xFC,0x1F,0x0C,0xB8,0x20,0x36,0xF8, +0x00,0x0F,0xBE,0x00,0x03,0xC7,0x80,0x01,0xF1,0xF0, +0x00,0x7C,0x7C,0x00,0x3E,0x0F,0x80,0x0F,0x83,0xE0, +0x03,0xC0,0xF8,0x01,0xF0,0x1F,0x00,0x7C,0x07,0xC0, +0x1E,0x00,0xF0,0x0F,0x80,0x3E,0x03,0xE0,0x0F,0x80, +0xF0,0x01,0xE0,0x7C,0x10,0x0F,0x83,0xC0,0x01,0xE1, +0xF0,0x00,0x7C,0x78,0x00,0x0F,0x1E,0x00,0x03,0xCF, +0x80,0x00,0xFB,0xC0,0x00,0x1E,0xF0,0x00,0x07,0xFC, +0x00,0x01,0xFE,0x00,0x00,0x3F,0x80,0x00,0x0F,0xC0, +0x08,0x00,0x3E,0x00,0x00,0x13,0x38,0x00,0x4C,0xF8, +0x00,0x7C,0x00,0x7C,0xF0,0x01,0xF8,0x00,0xF1,0xF0, +0x03,0xF0,0x01,0xE3,0xE0,0x07,0xE0,0x07,0xC3,0xC0, +0x0F,0xE0,0x0F,0x07,0x80,0x3F,0xC0,0x1E,0x41,0xF0, +0x0F,0xF0,0x0F,0x81,0xE0,0x1D,0xF0,0x1E,0x03,0xE0, +0x79,0xE0,0x3C,0x07,0xC0,0xF3,0xC0,0xF8,0x07,0x81, +0xE7,0x81,0xE0,0x0F,0x07,0x8F,0x83,0xC0,0x1F,0x0F, +0x0F,0x0F,0x84,0x03,0xC3,0xC3,0xC3,0xC0,0x07,0x8F, +0x07,0xC7,0x80,0x0F,0x9E,0x07,0x9F,0x04,0x01,0xE7, +0x81,0xE7,0x80,0x03,0xDE,0x03,0xFF,0x02,0x40,0x7F, +0x80,0x7F,0x80,0x90,0x0F,0xC0,0x0F,0xC0,0x00,0x1F, +0x80,0x1F,0x00,0x00,0x0C,0xB8,0x20,0x36,0xFC,0x00, +0x3F,0x1F,0x80,0x0F,0x83,0xF0,0x07,0xE0,0x7C,0x03, +0xF0,0x1F,0x80,0xF8,0x03,0xF0,0x7C,0x00,0x7C,0x3F, +0x00,0x1F,0x8F,0x80,0x03,0xE7,0xC0,0x00,0x7F,0xF0, +0x00,0x1F,0xF8,0x00,0x03,0xFC,0x01,0x00,0x0F,0xC0, +0x00,0x03,0xF8,0x00,0x01,0xFE,0x00,0x00,0xFF,0xC0, +0x00,0x3E,0xF8,0x00,0x1F,0x3F,0x00,0x0F,0xC7,0xC0, +0x03,0xE0,0xF8,0x01,0xF0,0x3F,0x00,0xFC,0x07,0xC0, +0x7E,0x01,0xF8,0x1F,0x00,0x3F,0x0F,0xC0,0x07,0xC7, +0xE0,0x01,0xF9,0xF0,0x00,0x3F,0x0C,0xCE,0x3A,0xB6, +0xF8,0x00,0x0F,0xBE,0x00,0x03,0xD0,0xF8,0x00,0x3E, +0x1E,0x00,0x0F,0x20,0xF8,0x00,0xF8,0x1F,0x00,0x3C, +0x40,0xF8,0x03,0xE0,0x1F,0x00,0xF0,0x07,0xC0,0x7C, +0x00,0xF0,0x1E,0x00,0x3E,0x07,0x80,0x0F,0x83,0xE0, +0x01,0xE0,0xF0,0x20,0x0F,0x8F,0x80,0x01,0xE3,0xC0, +0x00,0x7D,0xF0,0x00,0x1F,0x78,0x00,0x03,0xDE,0x00, +0x00,0xFF,0x80,0x48,0x03,0xF8,0x02,0x00,0x0F,0x80, +0x10,0x00,0x78,0x00,0x00,0x3E,0x00,0x00,0x0F,0x00, +0x00,0x07,0xC0,0x00,0x01,0xE0,0x00,0x1F,0xF8,0x00, +0x20,0xFF,0x80,0x00,0x3F,0xC0,0x00,0x07,0xC0,0x00, +0x00,0x0C,0x38,0x20,0x37,0x2F,0xFF,0xFF,0xE7,0xFF, +0xFF,0xE0,0x00,0x03,0xE0,0x00,0x03,0xF0,0x00,0x03, +0xF0,0x00,0x03,0xF0,0x00,0x01,0xF0,0x00,0x01,0xF0, +0x00,0x01,0xF0,0x00,0x01,0xF8,0x00,0x01,0xF8,0x00, +0x01,0xF8,0x00,0x01,0xF8,0x00,0x00,0xF8,0x00,0x00, +0xF8,0x00,0x00,0xFC,0x00,0x00,0xFC,0x00,0x00,0xFC, +0x00,0x00,0xFC,0x00,0x00,0xFC,0x00,0x00,0xFC,0x00, +0x00,0x7C,0x00,0x00,0xAF,0xFF,0xFF,0xF0,0x07,0xE2, +0x3A,0xA4,0x00,0x3E,0x00,0xFF,0x00,0x3F,0xC0,0x7E, +0x00,0x7C,0x34,0x0F,0x05,0x81,0xE0,0x03,0xE0,0x03, +0xC0,0x07,0xC0,0x0F,0x80,0x7F,0x00,0x8F,0xC0,0x0F, +0xE0,0x01,0xF0,0x00,0xF8,0x00,0x78,0x10,0x0F,0x83, +0x40,0xF0,0x58,0x1E,0x00,0x1F,0x00,0x1F,0x88,0x01, +0xFE,0x00,0xFE,0x00,0x3E,0x02,0x62,0xBA,0x9D,0xBF, +0xBF,0xBF,0xBF,0xBF,0xBF,0xBE,0x07,0xE2,0x3A,0xA4, +0xFC,0x00,0xFE,0x00,0xFF,0x00,0xFF,0x80,0x0F,0x80, +0x07,0x81,0xA0,0xF8,0x20,0x1F,0x05,0x01,0xE0,0x01, +0xF0,0x00,0xF0,0x00,0xFC,0x00,0x7F,0x80,0x03,0xE0, +0x0F,0xE0,0x0F,0x80,0x1F,0x00,0x3E,0x16,0x07,0x83, +0x41,0xF0,0x40,0x3E,0x00,0x3C,0x00,0x7C,0x07,0xFC, +0x07,0xF8,0x07,0xF0,0x07,0xC0,0x00,0x0D,0x90,0x47, +0xBE,0x0F,0xE0,0x00,0x23,0xFF,0xC0,0x06,0x7F,0xFF, +0x81,0xF1,0xFF,0xFF,0xFF,0xDE,0x07,0xFF,0xF9,0x80, +0x0F,0xFF,0x10,0x00,0x1F,0xC0,0x00,0x00,0x00,0x00, +}; +/* font data size: 7100 bytes */ + +static const unsigned char Arial_38_index[] = { +0x00,0x00,0x01,0x00,0x20,0x02,0x10,0x2D,0x83,0x4C, +0x30,0xC2,0x1B,0x11,0x10,0x96,0x05,0x24,0x2B,0x61, +0x66,0x0B,0x58,0x5B,0xA2,0xE2,0x18,0x90,0xDA,0x47, +0x1E,0x40,0x02,0x38,0x93,0x3C,0xA4,0xC5,0x94,0x2E, +0xE9,0x91,0xCD,0x68,0x6B,0xE3,0x66,0x1C,0x88,0xE6, +0x27,0x8A,0x3F,0x0A,0x44,0x93,0x48,0xA1,0xB5,0x4D, +0xAC,0x21,0x65,0x2B,0x48,0x5E,0x42,0xFA,0x97,0xEA, +0xC1,0xE6,0x5D,0x33,0x4D,0xAB,0x0D,0xC2,0x72,0xBB, +0xAB,0x1E,0x9C,0xFE,0x48,0x3C,0xC2,0x5E,0x1A,0xF1, +0x61,0x92,0x14,0xBB,0x66,0xC7,0x3D,0x99,0xF5,0xD0, +0x7E,0x86,0x34,0x66,0xA3,0x7D,0x1F,0x29,0xAD,0x52, +0x4A,0xB6,0xD6,0xE2,0xBF,0xF6,0x21,0xB4,0x2D,0xAC, +0xED,0x7B,0x6D,0x3B,0x97,0x5C,0xE6,0xEF,0x37,0xA0, +0xBF,0xA6,0x10,0xB1,0x1B,0x8A,0x7C,0x7E,0x64,0x63, +0x28,0x39,0x9B,0xD0,0x46,0x99,0x35,0x9B,0xB1,0xAD, +0xA9,0xED,0x7B,0x73,0x7B,0xB8, +}; +/* font index size: 156 bytes */ + +const ILI9341_t3_font_t Arial_38 = { + Arial_38_index, + 0, + Arial_38_data, + 1, + 0, + 32, + 127, + 0, + 0, + 13, + 6, + 6, + 4, + 6, + 6, + 58, + 45 +}; + + + +static const unsigned char Arial_40_data[] = { +0x00,0x00,0x00,0x10,0x02,0xD0,0xC0,0x11,0xDF,0xEF, +0xF3,0xFA,0xEA,0x75,0x02,0xFE,0x07,0x9C,0x46,0x94, +0xDF,0x83,0xF3,0xF0,0x7E,0x9C,0x07,0x00,0x0E,0xD0, +0x20,0x1F,0x80,0x03,0xE0,0x3E,0x00,0x1F,0x81,0xF9, +0x40,0x0F,0x80,0xF8,0x00,0x7E,0x07,0xE2,0x40,0x3E, +0x03,0xE1,0x7F,0xFF,0xFF,0xFF,0x00,0xF8,0x0F,0x80, +0x07,0xE0,0x7E,0x0A,0x03,0xE0,0x3E,0x00,0x1F,0x81, +0xF8,0x10,0x0F,0x80,0xF8,0x0B,0xFF,0xFF,0xFF,0xFC, +0x07,0xC0,0x7C,0x00,0x3F,0x03,0xF0,0x0A,0x1F,0x01, +0xF0,0x00,0xFC,0x0F,0xC0,0x10,0x7C,0x07,0xC0,0x00, +0x0D,0xDC,0x5E,0xDF,0x80,0x00,0xE0,0x00,0x00,0x7F, +0xC0,0x00,0x3F,0xFF,0x00,0x07,0xFF,0xFC,0x01,0xFF, +0xFF,0xE0,0x1F,0xFF,0xFF,0x03,0xFC,0xE7,0xF0,0x3F, +0x0E,0x1F,0x87,0xE0,0xE0,0xF8,0x7C,0x0E,0x0F,0xC7, +0xC0,0xE0,0x7C,0x7C,0x0E,0x07,0x07,0xC0,0xE0,0x00, +0x7E,0x0E,0x00,0x03,0xF0,0xE0,0x00,0x3F,0xCE,0x00, +0x01,0xFF,0xE0,0x00,0x0F,0xFF,0x00,0x00,0x7F,0xFF, +0x00,0x01,0xFF,0xFC,0x00,0x07,0xFF,0xE0,0x00,0x0F, +0xFF,0x00,0x00,0xEF,0xF8,0x00,0x0E,0x3F,0xC0,0x00, +0xE0,0xFC,0x00,0x0E,0x07,0xE0,0x00,0xE0,0x3E,0x38, +0x0E,0x03,0xEF,0x80,0xE0,0x3F,0x1F,0x81,0xC0,0x7C, +0xF8,0x1C,0x0F,0xCF,0xC1,0xC1,0xF8,0xFE,0x1C,0x3F, +0x87,0xF9,0xCF,0xF0,0x3F,0xFF,0xFF,0x01,0xFF,0xFF, +0xE0,0x0F,0xFF,0xFC,0x00,0x7F,0xFF,0x00,0x00,0xFF, +0x80,0x2C,0x00,0x38,0x00,0x00,0x16,0x50,0x60,0x32, +0x03,0xF0,0x00,0x00,0xF0,0x00,0x3F,0xE0,0x00,0x0F, +0x80,0x03,0xFF,0x80,0x00,0x78,0x00,0x3E,0x3E,0x00, +0x07,0xC0,0x03,0xE0,0xF8,0x00,0x3C,0x00,0x1E,0x03, +0xC0,0x03,0xE0,0x00,0xE0,0x1E,0x00,0x1E,0x00,0x0F, +0x00,0x78,0x01,0xE0,0x00,0x78,0x03,0xC0,0x1F,0x00, +0x03,0xC0,0x1E,0x00,0xF0,0x00,0x1E,0x00,0xF0,0x0F, +0x80,0x00,0xF0,0x07,0x80,0x78,0x00,0x07,0x80,0x3C, +0x07,0xC0,0x00,0x3C,0x01,0xE0,0x3C,0x00,0x01,0xE0, +0x0F,0x03,0xE0,0x00,0x07,0x00,0xF0,0x3E,0x00,0x00, +0x3C,0x07,0x81,0xE0,0x00,0x01,0xE0,0x7C,0x1F,0x00, +0x00,0x07,0xC7,0xC0,0xF0,0x1F,0x80,0x1F,0xFC,0x0F, +0x81,0xFF,0x00,0x7F,0xC0,0x78,0x1F,0xFC,0x00,0xF8, +0x07,0xC1,0xF1,0xF0,0x00,0x00,0x7C,0x1E,0x07,0xC0, +0x00,0x03,0xC0,0xF0,0x1E,0x00,0x00,0x3E,0x07,0x00, +0xF0,0x00,0x01,0xE0,0x78,0x03,0xC0,0x00,0x1F,0x03, +0xC0,0x1E,0x00,0x00,0xF0,0x1E,0x00,0xF0,0x00,0x0F, +0x80,0xF0,0x07,0x80,0x00,0xF8,0x07,0x80,0x3C,0x00, +0x07,0x80,0x3C,0x01,0xE0,0x00,0x7C,0x01,0xE0,0x0F, +0x00,0x03,0xC0,0x0F,0x00,0x78,0x00,0x3E,0x00,0x38, +0x07,0x80,0x01,0xE0,0x01,0xE0,0x3C,0x00,0x1F,0x00, +0x0F,0x03,0xE0,0x01,0xF0,0x00,0x3E,0x3E,0x00,0x0F, +0x00,0x00,0xFF,0xE0,0x00,0xF8,0x00,0x03,0xFE,0x00, +0x07,0x80,0x00,0x07,0xC0,0x10,0xD0,0x60,0x25,0x00, +0x0F,0xE0,0x00,0x00,0x0F,0xFE,0x00,0x00,0x07,0xFF, +0xC0,0x00,0x03,0xFF,0xF8,0x00,0x01,0xFF,0xFF,0x00, +0x00,0x7E,0x0F,0xC0,0x00,0x3F,0x01,0xF8,0x02,0x81, +0xF0,0x07,0xC0,0x00,0x3E,0x03,0xE0,0x00,0x0F,0xC1, +0xF8,0x00,0x03,0xF0,0xFC,0x00,0x00,0x7E,0xFE,0x00, +0x00,0x0F,0xFF,0x00,0x00,0x01,0xFF,0x00,0x00,0x00, +0xFF,0x00,0x00,0x00,0xFF,0xC0,0x00,0x00,0x7F,0xF8, +0x00,0x00,0x3F,0xBF,0x00,0x00,0x1F,0x87,0xE0,0x20, +0x0F,0xC1,0xFC,0x0F,0x87,0xE0,0x3F,0x07,0xE1,0xF0, +0x07,0xE1,0xF0,0xFC,0x00,0xFC,0xFC,0x3E,0x00,0x1F, +0xFF,0x0F,0x80,0x07,0xFF,0x83,0xE0,0x00,0xFF,0xE0, +0xF8,0x00,0x1F,0xF0,0x47,0xE0,0x00,0x7F,0x00,0xFC, +0x00,0x3F,0xE0,0x3F,0x80,0x1F,0xFC,0x07,0xF8,0x3F, +0xFF,0x81,0xFF,0xFF,0xF7,0xF8,0x3F,0xFF,0xF8,0xFF, +0x03,0xFF,0xFC,0x1F,0x80,0x7F,0xFC,0x03,0xC0,0x03, +0xF8,0x00,0x60,0x02,0x9C,0x66,0x8B,0xDF,0xCF,0xE9, +0xC0,0x07,0x66,0x7D,0x53,0x00,0x1E,0x00,0x78,0x01, +0xE0,0x07,0xC0,0x0F,0x00,0x3E,0x00,0xF8,0x01,0xE0, +0x07,0xC0,0x0F,0x02,0x07,0xC0,0x93,0xE0,0x29,0xF0, +0x0D,0xF8,0x02,0xFE,0x00,0x3C,0x01,0x4F,0x80,0x41, +0xF0,0x01,0xE0,0x20,0x7C,0x08,0x0F,0x80,0x0F,0x00, +0x1F,0x00,0x1F,0x00,0x1E,0x00,0x3E,0x00,0x3C,0x00, +0x3C,0x00,0x3C,0x07,0x66,0x5D,0x53,0x78,0x00,0x78, +0x00,0x78,0x00,0xF8,0x00,0xF0,0x01,0xF0,0x01,0xE0, +0x01,0xE0,0x03,0xE0,0x03,0xC2,0x00,0xF8,0x00,0xF1, +0x00,0x3E,0x58,0x07,0xDA,0x00,0xFD,0x00,0x3F,0x60, +0x1F,0x40,0x0F,0x80,0x1E,0x20,0x0F,0x88,0x07,0xC0, +0x1F,0x00,0x3C,0x00,0xF8,0x01,0xE0,0x07,0xC0,0x0F, +0x00,0x3C,0x00,0xF0,0x00,0x09,0x22,0x45,0xD6,0xA0, +0x1E,0x00,0x83,0xC1,0x1E,0x79,0xE7,0xFE,0xFE,0xFF, +0xFF,0xC7,0xFF,0xE0,0x07,0xC0,0x01,0xF8,0x00,0x7F, +0x80,0x1E,0x78,0x07,0xCF,0x81,0xF0,0xF8,0x1C,0x0E, +0x00,0x81,0x00,0x0D,0xB6,0x61,0xA1,0xD0,0x01,0xF0, +0x01,0x40,0x03,0xE0,0x02,0xFF,0xFF,0xFF,0xFE,0x80, +0x0F,0x80,0x0A,0x00,0x1F,0x00,0x00,0x02,0x9A,0xBE, +0x10,0xBF,0xD1,0xC6,0x39,0xC2,0x00,0x08,0x0A,0x23, +0x13,0xBF,0xFF,0xF0,0x02,0x8A,0xA0,0x10,0xBF,0x80, +0x08,0x50,0x00,0x10,0x80,0x00,0xF9,0x00,0x1E,0x90, +0x03,0xC0,0x03,0xE4,0x80,0x3C,0x48,0x07,0x84,0x80, +0xF0,0x00,0xF8,0x24,0x0F,0x02,0x41,0xE0,0x24,0x3C, +0x00,0x3E,0x01,0x23,0xC0,0x12,0x78,0x01,0x2F,0x00, +0x0F,0x80,0x07,0x80,0x00,0x0C,0xCE,0x60,0x1F,0x00, +0x3F,0x80,0x00,0x7F,0xFC,0x00,0x3F,0xFF,0x80,0x1F, +0xFF,0xF0,0x0F,0xFF,0xFE,0x03,0xF8,0x3F,0x81,0xF8, +0x03,0xF0,0x7C,0x00,0x7C,0x3F,0x00,0x1F,0xA5,0xF0, +0x00,0x7D,0xBF,0x00,0x01,0xFD,0xF8,0x00,0x0F,0xBE, +0x00,0x03,0xF2,0xF8,0x00,0x3E,0x3F,0x00,0x1F,0x87, +0xC0,0x07,0xC1,0xF8,0x03,0xF0,0x3F,0x83,0xF8,0x0F, +0xFF,0xFE,0x01,0xFF,0xFF,0x00,0x3F,0xFF,0x80,0x07, +0xFF,0xC0,0x00,0x3F,0x80,0x00,0x07,0xCE,0xC0,0x1F, +0x80,0x01,0xE0,0x03,0xE0,0x07,0xE0,0x0F,0xE0,0x1F, +0xE0,0x3F,0xE0,0xFF,0xE3,0xFF,0xE7,0xFB,0xEF,0xF3, +0xEF,0xC3,0xEF,0x03,0xEC,0x03,0xFA,0x00,0x7F,0x40, +0x0F,0xE8,0x01,0xFA,0x00,0x3E,0x0D,0x4E,0x40,0x1F, +0x00,0x3F,0xE0,0x00,0x1F,0xFF,0x00,0x0F,0xFF,0xF8, +0x03,0xFF,0xFF,0x80,0xFF,0xFF,0xF8,0x1F,0xC0,0x7F, +0x87,0xF0,0x03,0xF0,0xFC,0x00,0x3E,0x3F,0x00,0x07, +0xF0,0xF8,0x00,0x0F,0x87,0x00,0x01,0xF8,0x00,0x00, +0x07,0xE0,0x00,0x00,0x3E,0x00,0x00,0x0F,0xC0,0x00, +0x03,0xF0,0x00,0x00,0xFC,0x00,0x00,0x3F,0x00,0x00, +0x0F,0xE0,0x00,0x03,0xF8,0x00,0x00,0xFE,0x00,0x00, +0x7F,0x80,0x00,0x1F,0xC0,0x00,0x07,0xF0,0x00,0x01, +0xFC,0x00,0x00,0xFF,0x00,0x00,0x3F,0xC0,0x00,0x0F, +0xE0,0x00,0x03,0xF8,0x00,0x00,0x7E,0x00,0x00,0x1F, +0x80,0x00,0x07,0xE0,0x00,0x02,0x1F,0xFF,0xFF,0xF9, +0xFF,0xFF,0xFF,0xC0,0x0C,0xCE,0x60,0x1F,0x00,0x7F, +0x00,0x00,0x7F,0xF8,0x00,0x7F,0xFF,0x00,0x3F,0xFF, +0xF0,0x1F,0xFF,0xFC,0x07,0xF0,0x3F,0x83,0xF0,0x07, +0xE0,0xF8,0x00,0xFC,0x7E,0x00,0x1F,0x1F,0x00,0x07, +0xC1,0xC0,0x01,0xF0,0x00,0x00,0x7C,0x00,0x00,0x3E, +0x00,0x00,0x1F,0x80,0x00,0x1F,0xC0,0x00,0x7F,0xE0, +0x00,0x1F,0xE0,0x00,0x07,0xFC,0x00,0x01,0xFF,0xC0, +0x00,0xEF,0xF8,0x00,0x00,0x3F,0x00,0x00,0x07,0xE0, +0x00,0x00,0xF8,0x00,0x00,0x3F,0x90,0x00,0x00,0xF8, +0xE0,0x00,0x3E,0xF8,0x00,0x0F,0xBF,0x00,0x07,0xEF, +0xC0,0x01,0xF1,0xF8,0x00,0xFC,0x7F,0x00,0x7F,0x0F, +0xE0,0x7F,0x83,0xFF,0xFF,0xC0,0x7F,0xFF,0xE0,0x0F, +0xFF,0xF0,0x00,0xFF,0xF8,0x00,0x0F,0xF0,0x00,0x0D, +0xCE,0x20,0x1F,0x00,0x00,0x1E,0x00,0x00,0x03,0xE0, +0x00,0x00,0x7E,0x08,0x00,0x01,0xFC,0x00,0x00,0x3F, +0xC0,0x00,0x07,0xFC,0x10,0x00,0x1F,0xF8,0x00,0x03, +0xFF,0x80,0x00,0x7E,0xF8,0x20,0x01,0xF9,0xF0,0x00, +0x3F,0x1F,0x00,0x07,0xE1,0xF0,0x40,0x1F,0x83,0xE0, +0x03,0xF0,0x3E,0x00,0x7E,0x03,0xE0,0x81,0xF8,0x07, +0xC0,0x3F,0x00,0x7C,0x07,0xE0,0x07,0xC0,0xFC,0x00, +0x7C,0x17,0xFF,0xFF,0xFF,0xF4,0x00,0x01,0xF0,0x48, +0x00,0x03,0xE0,0x0C,0xCE,0x60,0x1F,0x80,0x7F,0xFF, +0xE4,0x87,0xFF,0xFF,0x20,0x3E,0x00,0x01,0x03,0xF0, +0x00,0x09,0x1F,0x00,0x00,0x0F,0xC0,0x00,0x03,0xF1, +0xF8,0x00,0xFD,0xFF,0x80,0x3E,0xFF,0xF8,0x0F,0xFF, +0xFF,0x07,0xFF,0xFF,0xE1,0xFE,0x03,0xF8,0x7E,0x00, +0x3F,0x07,0x00,0x07,0xC0,0x00,0x01,0xFE,0x00,0x00, +0x07,0xDF,0x00,0x01,0xF7,0xC0,0x00,0xF9,0xF8,0x00, +0x3E,0x3E,0x00,0x1F,0x8F,0xC0,0x0F,0xC1,0xFC,0x0F, +0xF0,0x7F,0xFF,0xF8,0x0F,0xFF,0xFC,0x01,0xFF,0xFE, +0x00,0x1F,0xFE,0x00,0x01,0xFE,0x00,0x0D,0x4E,0x40, +0x1F,0x00,0x1F,0xE0,0x00,0x0F,0xFF,0x00,0x07,0xFF, +0xF0,0x01,0xFF,0xFF,0x00,0x7F,0xFF,0xF0,0x1F,0xE0, +0xFF,0x03,0xF0,0x07,0xE0,0xFC,0x00,0x7C,0x1F,0x00, +0x0F,0xC7,0xE0,0x00,0xFA,0x5F,0x00,0x00,0x07,0xC0, +0x00,0x00,0xF8,0x1F,0xC0,0x1F,0x0F,0xFE,0x03,0xE7, +0xFF,0xF0,0x7D,0xFF,0xFF,0x0F,0xBF,0xFF,0xF1,0xFF, +0x80,0xFE,0x3F,0xC0,0x0F,0xE7,0xF0,0x00,0xFC,0xFC, +0x00,0x0F,0xEB,0xE0,0x00,0x1F,0x87,0x80,0x00,0x7C, +0xF8,0x00,0x1F,0x9F,0x00,0x03,0xE1,0xF0,0x00,0xFC, +0x3F,0x00,0x3F,0x83,0xF8,0x1F,0xE0,0x3F,0xFF,0xF8, +0x03,0xFF,0xFE,0x00,0x3F,0xFF,0x80,0x03,0xFF,0xE0, +0x00,0x0F,0xE0,0x00,0x0D,0x4E,0x40,0x1F,0xBF,0xFF, +0xFF,0xFC,0x00,0x00,0x0F,0x00,0x00,0x03,0xC0,0x00, +0x00,0xF0,0x00,0x00,0x3C,0x00,0x00,0x0F,0x80,0x00, +0x03,0xE0,0x00,0x00,0x78,0x00,0x00,0x1F,0x02,0x00, +0x00,0xF8,0x08,0x00,0x07,0xC0,0x20,0x00,0x3E,0x00, +0x80,0x01,0xF0,0x02,0x00,0x0F,0x80,0x09,0x00,0x7C, +0x00,0x24,0x03,0xE0,0x00,0x00,0xFC,0x00,0x14,0x03, +0xE0,0x00,0x58,0x1F,0x00,0x00,0x0C,0xCE,0x60,0x1F, +0x00,0x7F,0x80,0x00,0x7F,0xFC,0x00,0x7F,0xFF,0x80, +0x3F,0xFF,0xF0,0x0F,0xFF,0xFE,0x07,0xF0,0x1F,0xC1, +0xF8,0x03,0xF0,0xFC,0x00,0x7E,0xA7,0xC0,0x01,0xF1, +0xF8,0x00,0xFC,0x3E,0x00,0x3E,0x07,0xE0,0x3F,0x00, +0xFF,0xFF,0x80,0x1F,0xFF,0xC0,0x03,0xFF,0xE0,0x03, +0xFF,0xFE,0x01,0xFF,0xFF,0xC0,0xFE,0x03,0xF8,0x7E, +0x00,0x3E,0x1F,0x00,0x0F,0xCF,0xC0,0x01,0xF6,0x7C, +0x00,0x07,0xDF,0x80,0x03,0xF3,0xE0,0x00,0xF8,0xFC, +0x00,0x7E,0x1F,0xC0,0x7F,0x07,0xFF,0xFF,0xC0,0xFF, +0xFF,0xE0,0x1F,0xFF,0xF0,0x01,0xFF,0xF0,0x00,0x0F, +0xE0,0x00,0x0C,0xCE,0x60,0x1F,0x00,0x7F,0x00,0x00, +0x7F,0xF8,0x00,0x7F,0xFF,0x02,0x07,0xFF,0xFE,0x03, +0xFC,0x0F,0xC1,0xFC,0x01,0xF8,0x7E,0x00,0x3E,0x1F, +0x00,0x07,0xCF,0xC0,0x00,0xF4,0x7C,0x00,0x07,0xAB, +0xE0,0x00,0x3E,0xFC,0x00,0x1F,0x9F,0x00,0x0F,0xE7, +0xE0,0x07,0xF8,0xFE,0x03,0xFE,0x3F,0xFF,0xFF,0x87, +0xFF,0xFB,0xE0,0xFF,0xFC,0xF8,0x1F,0xFC,0x3E,0x00, +0xFC,0x0F,0x80,0x00,0x03,0xF2,0x00,0x00,0x3E,0x3E, +0x00,0x1F,0x8F,0x80,0x07,0xC3,0xF0,0x03,0xF0,0x7E, +0x01,0xF8,0x1F,0xC0,0xFE,0x03,0xFF,0xFF,0x00,0x7F, +0xFF,0x80,0x1F,0xFF,0xC0,0x01,0xFF,0xE0,0x00,0x1F, +0xC0,0x00,0x02,0xBA,0xA0,0x10,0xBF,0xE8,0x34,0x16, +0x0B,0xF8,0x02,0xCA,0xBE,0x10,0xBF,0xE8,0x34,0x16, +0x0B,0xFD,0x1E,0x1C,0xE1,0x00,0x0D,0xB6,0x61,0xA1, +0x00,0x00,0x00,0x10,0x00,0x00,0x0F,0x00,0x00,0x03, +0xF0,0x00,0x01,0xFF,0x00,0x00,0x7F,0xF0,0x00,0x3F, +0xFE,0x00,0x0F,0xFF,0x00,0x03,0xFF,0xC0,0x01,0xFF, +0xE0,0x00,0x7F,0xF0,0x00,0x3F,0xFC,0x00,0x07,0xFE, +0x00,0x00,0x7F,0x80,0x00,0x07,0xC0,0x00,0x00,0x7F, +0x80,0x00,0x07,0xFE,0x00,0x00,0x3F,0xFC,0x00,0x00, +0x7F,0xF0,0x00,0x01,0xFF,0xE0,0x00,0x03,0xFF,0xC0, +0x00,0x0F,0xFF,0x00,0x00,0x3F,0xFE,0x00,0x00,0x7F, +0xF0,0x00,0x01,0xFF,0x00,0x00,0x03,0xF0,0x00,0x00, +0x0F,0x00,0x00,0x00,0x10,0x0D,0xA2,0x62,0xE1,0xBF, +0xFF,0xFF,0xFF,0xA0,0x00,0x00,0x02,0xFF,0xFF,0xFF, +0xF8,0x0D,0xB6,0x61,0xA1,0x40,0x00,0x00,0x07,0x80, +0x00,0x00,0x7E,0x00,0x00,0x07,0xFC,0x00,0x00,0x7F, +0xF0,0x00,0x03,0xFF,0xE0,0x00,0x07,0xFF,0x80,0x00, +0x1F,0xFE,0x00,0x00,0x3F,0xFC,0x00,0x00,0x7F,0xF0, +0x00,0x01,0xFF,0xE0,0x00,0x03,0xFF,0x00,0x00,0x0F, +0xF0,0x00,0x00,0x1F,0x00,0x00,0x0F,0xF0,0x00,0x03, +0xFF,0x00,0x01,0xFF,0xE0,0x00,0x7F,0xF0,0x00,0x3F, +0xFC,0x00,0x1F,0xFE,0x00,0x07,0xFF,0x80,0x03,0xFF, +0xE0,0x00,0x7F,0xF0,0x00,0x07,0xFC,0x00,0x00,0x7E, +0x00,0x00,0x07,0x80,0x00,0x00,0x40,0x00,0x00,0x00, +0x0C,0xD0,0x60,0x1F,0x00,0x3F,0xC0,0x00,0x7F,0xFC, +0x00,0x3F,0xFF,0xC0,0x3F,0xFF,0xF8,0x0F,0xFF,0xFF, +0x07,0xF8,0x3F,0xC3,0xF8,0x03,0xF8,0xFC,0x00,0x7E, +0x3E,0x00,0x0F,0xDF,0x80,0x03,0xF7,0xE0,0x00,0x7D, +0xF0,0x00,0x1F,0x1C,0x00,0x07,0xC0,0x00,0x01,0xF0, +0x00,0x00,0xFC,0x00,0x00,0x3E,0x00,0x00,0x1F,0x80, +0x00,0x0F,0xC0,0x00,0x07,0xE0,0x00,0x07,0xF0,0x00, +0x03,0xF8,0x00,0x01,0xFC,0x00,0x00,0xFE,0x00,0x00, +0x7F,0x00,0x00,0x1F,0x80,0x00,0x07,0xC0,0x00,0x03, +0xF0,0x02,0x80,0x1F,0x00,0x14,0x00,0x00,0x00,0xB0, +0x07,0xC0,0x00,0x1A,0x68,0x7D,0x39,0x00,0x00,0x03, +0xFF,0xC0,0x00,0x00,0x00,0x01,0xFF,0xFF,0xE0,0x00, +0x00,0x00,0x3F,0xFF,0xFF,0xC0,0x00,0x00,0x07,0xFF, +0xFF,0xFF,0x80,0x00,0x00,0xFF,0xFF,0xFF,0xFF,0x00, +0x00,0x0F,0xFF,0x00,0x3F,0xFC,0x00,0x00,0xFF,0x80, +0x00,0x1F,0xF0,0x00,0x0F,0xF0,0x00,0x00,0x3F,0xC0, +0x00,0xFE,0x00,0x00,0x00,0x7F,0x00,0x0F,0xE0,0x00, +0x00,0x01,0xF8,0x00,0xFC,0x00,0x7C,0x00,0x07,0xE0, +0x07,0xC0,0x0F,0xF8,0x3E,0x1F,0x80,0x7C,0x01,0xFF, +0xF1,0xF0,0x7C,0x03,0xE0,0x1F,0xFF,0xDF,0x01,0xF0, +0x3E,0x01,0xFF,0xFE,0xF8,0x0F,0x81,0xE0,0x1F,0xE1, +0xFF,0xC0,0x3C,0x1F,0x01,0xFC,0x03,0xFE,0x01,0xF0, +0xF0,0x0F,0xC0,0x0F,0xF0,0x07,0x8F,0x80,0xFC,0x00, +0x7F,0x00,0x3C,0x78,0x07,0xC0,0x01,0xF8,0x01,0xE3, +0xC0,0x7E,0x00,0x0F,0xC0,0x0F,0x1E,0x03,0xE0,0x00, +0x7E,0x00,0x79,0xE0,0x1F,0x00,0x03,0xE0,0x03,0xCF, +0x01,0xF8,0x00,0x1F,0x00,0x1E,0x78,0x0F,0x80,0x00, +0xF8,0x00,0xF3,0xC0,0x7C,0x00,0x07,0xC0,0x0F,0x1E, +0x03,0xE0,0x00,0x7C,0x00,0x78,0xF0,0x1F,0x00,0x03, +0xE0,0x07,0xC7,0x80,0xF8,0x00,0x1F,0x00,0x3C,0x3C, +0x07,0xC0,0x01,0xF8,0x03,0xE1,0xE0,0x3E,0x00,0x0F, +0xC0,0x3E,0x0F,0x01,0xF8,0x00,0xFC,0x03,0xF0,0x7C, +0x07,0xC0,0x0F,0xE0,0x3F,0x01,0xE0,0x3F,0x00,0xFF, +0x03,0xF0,0x0F,0x00,0xFC,0x1F,0xFC,0x7F,0x00,0x7C, +0x07,0xFF,0xFF,0xFF,0xF0,0x03,0xE0,0x1F,0xFF,0xBF, +0xFF,0x00,0x0F,0x80,0x7F,0xF9,0xFF,0xF0,0x00,0x7C, +0x01,0xFF,0x87,0xFE,0x00,0x01,0xF0,0x03,0xE0,0x1F, +0xC0,0x1F,0x0F,0xC0,0x00,0x00,0x00,0x01,0xF0,0x3F, +0x00,0x00,0x00,0x00,0x1F,0x80,0xFC,0x00,0x00,0x00, +0x03,0xF8,0x07,0xF8,0x00,0x00,0x00,0x3F,0x80,0x1F, +0xF0,0x00,0x00,0x07,0xF8,0x00,0x7F,0xE0,0x00,0x00, +0xFF,0x80,0x00,0xFF,0xF0,0x00,0x7F,0xF8,0x00,0x03, +0xFF,0xFF,0xFF,0xFF,0x00,0x00,0x07,0xFF,0xFF,0xFF, +0xF0,0x00,0x00,0x0F,0xFF,0xFF,0xFE,0x00,0x00,0x00, +0x0F,0xFF,0xFF,0x80,0x00,0x00,0x00,0x07,0xFF,0xC0, +0x00,0x00,0x12,0xD0,0x00,0x25,0x80,0x00,0x0F,0x80, +0x00,0x40,0x00,0x0F,0xE0,0x00,0x00,0x00,0x7F,0xC0, +0x00,0x80,0x00,0x3D,0xE0,0x00,0x00,0x01,0xF7,0xC0, +0x00,0x00,0x07,0x8F,0x00,0x00,0x00,0x3E,0x3E,0x00, +0x00,0x00,0xF0,0x78,0x00,0x40,0x00,0xF8,0x3E,0x00, +0x00,0x03,0xC0,0x78,0x00,0x00,0x1F,0x01,0xF0,0x00, +0x00,0x78,0x03,0xC0,0x08,0x00,0x7C,0x01,0xF0,0x00, +0x01,0xE0,0x03,0xC0,0x10,0x01,0xF0,0x01,0xF0,0x00, +0x0F,0x80,0x03,0xE0,0x20,0x07,0xFF,0xFF,0xF0,0x10, +0x07,0xFF,0xFF,0xFC,0x00,0x3F,0xFF,0xFF,0xF8,0x00, +0xF8,0x00,0x03,0xE0,0x90,0xF8,0x00,0x00,0xF8,0x40, +0xF8,0x00,0x00,0x3E,0x07,0xE0,0x00,0x00,0xFC,0x83, +0xE0,0x00,0x00,0x3E,0x43,0xE0,0x00,0x00,0x0F,0x9F, +0x80,0x00,0x00,0x3F,0x7C,0x00,0x00,0x00,0x7C,0x0E, +0xD0,0xA0,0x25,0x7F,0xFF,0xF0,0x01,0xFF,0xFF,0xF8, +0x07,0xFF,0xFF,0xF0,0x1F,0xFF,0xFF,0xE0,0x7F,0xFF, +0xFF,0xC1,0xF0,0x00,0x7F,0x87,0xC0,0x00,0x7E,0x1F, +0x00,0x00,0xFC,0xBF,0x80,0x00,0x3E,0x3E,0x00,0x00, +0xF0,0xF8,0x00,0x07,0xC3,0xE0,0x00,0x3F,0x0F,0x80, +0x03,0xF8,0x3F,0xFF,0xFF,0xC1,0x1F,0xFF,0xFF,0xC0, +0x7F,0xFF,0xFF,0xC1,0xFF,0xFF,0xFF,0x87,0xC0,0x00, +0xFF,0x1F,0x00,0x00,0xFE,0x7C,0x00,0x01,0xF9,0xF0, +0x00,0x03,0xFB,0xF8,0x00,0x00,0xFB,0xE0,0x00,0x07, +0xEF,0x80,0x00,0x1F,0x3E,0x00,0x00,0xFC,0xF8,0x00, +0x0F,0xE3,0xFF,0xFF,0xFF,0x8F,0xFF,0xFF,0xFC,0x3F, +0xFF,0xFF,0xE0,0xFF,0xFF,0xFE,0x03,0xFF,0xFF,0xC0, +0x00,0x11,0x54,0x7F,0xE8,0x00,0x01,0xFE,0x00,0x00, +0x01,0xFF,0xF8,0x00,0x00,0xFF,0xFF,0xC0,0x00,0x7F, +0xFF,0xFC,0x00,0x1F,0xFF,0xFF,0xC0,0x07,0xFC,0x07, +0xFC,0x01,0xFC,0x00,0x3F,0xC0,0x7F,0x00,0x01,0xF8, +0x0F,0xC0,0x00,0x1F,0x83,0xF0,0x00,0x03,0xF0,0x7C, +0x00,0x00,0x3E,0x1F,0x80,0x00,0x07,0xE3,0xE0,0x00, +0x00,0x71,0x0F,0x80,0x00,0x00,0x03,0xF0,0x00,0x00, +0x00,0xDF,0x80,0x00,0x00,0x02,0x7E,0x00,0x00,0x00, +0x03,0xE0,0x00,0x00,0x00,0x7C,0x00,0x00,0x06,0x0F, +0x80,0x00,0x00,0xF9,0xF0,0x00,0x00,0x3F,0x1F,0x00, +0x00,0x07,0xC3,0xE0,0x00,0x01,0xF8,0x7E,0x00,0x00, +0x3F,0x07,0xE0,0x00,0x0F,0xC0,0xFE,0x00,0x03,0xF8, +0x0F,0xF0,0x01,0xFE,0x00,0xFF,0x80,0xFF,0x80,0x0F, +0xFF,0xFF,0xE0,0x00,0xFF,0xFF,0xF8,0x00,0x0F,0xFF, +0xFE,0x00,0x00,0x7F,0xFF,0x00,0x00,0x01,0xFF,0x00, +0x00,0x10,0x50,0xA0,0x28,0x7F,0xFF,0xF8,0x00,0x3F, +0xFF,0xFF,0x80,0x1F,0xFF,0xFF,0xF0,0x0F,0xFF,0xFF, +0xFC,0x07,0xFF,0xFF,0xFF,0x03,0xE0,0x00,0x7F,0xC1, +0xF0,0x00,0x0F,0xF0,0xF8,0x00,0x01,0xF8,0x8F,0x80, +0x00,0x0F,0xC7,0xC0,0x00,0x03,0xF4,0xFC,0x00,0x00, +0x1F,0x6F,0xC0,0x00,0x00,0xFD,0x7C,0x00,0x00,0x0F, +0xBE,0x00,0x00,0x0F,0xE3,0xE0,0x00,0x00,0xF9,0xF0, +0x00,0x00,0xFC,0xF8,0x00,0x00,0x7C,0x8F,0x80,0x00, +0x0F,0xC7,0xC0,0x00,0x0F,0xC3,0xE0,0x00,0x1F,0xC1, +0xF0,0x00,0x3F,0xE0,0xFF,0xFF,0xFF,0xE0,0x7F,0xFF, +0xFF,0xE0,0x3F,0xFF,0xFF,0xE0,0x1F,0xFF,0xFF,0xC0, +0x0F,0xFF,0xFE,0x00,0x00,0x0E,0xD0,0xA0,0x25,0xBF, +0xFF,0xFF,0xFF,0x6F,0xC0,0x00,0x00,0x2F,0xE0,0x00, +0x00,0x17,0xFF,0xFF,0xFF,0x8D,0xF8,0x00,0x00,0x06, +0x7C,0x00,0x00,0x02,0xFF,0xFF,0xFF,0xFE,0x0D,0x50, +0xA0,0x22,0xBF,0xFF,0xFF,0xFF,0x7E,0x00,0x00,0x0B, +0xF8,0x00,0x00,0x2F,0xFF,0xFF,0xF8,0xDF,0x80,0x00, +0x03,0x7E,0x00,0x00,0x0A,0xF8,0x00,0x00,0x00,0x12, +0xD4,0x7F,0xEC,0x00,0x00,0xFF,0xC0,0x00,0x00,0x1F, +0xFF,0xE0,0x00,0x03,0xFF,0xFF,0xE0,0x00,0x1F,0xFF, +0xFF,0xC0,0x00,0xFF,0xFF,0xFF,0x80,0x07,0xFE,0x01, +0xFF,0x00,0x3F,0xC0,0x01,0xFE,0x01,0xFC,0x00,0x01, +0xFC,0x0F,0xE0,0x00,0x03,0xF0,0x3F,0x00,0x00,0x07, +0xC1,0xF8,0x00,0x00,0x1F,0x87,0xC0,0x00,0x00,0x3E, +0x3F,0x00,0x00,0x00,0xF8,0xF8,0x00,0x00,0x01,0x08, +0x7C,0x00,0x00,0x00,0x05,0xFC,0x00,0x00,0x00,0x02, +0xFE,0x00,0x03,0xFF,0xFF,0x2F,0x80,0x00,0x00,0x1F, +0x3F,0x00,0x00,0x00,0x7C,0x7C,0x00,0x00,0x01,0xF1, +0xF8,0x00,0x00,0x07,0xC3,0xF0,0x00,0x00,0x1F,0x0F, +0xE0,0x00,0x00,0xFC,0x1F,0xC0,0x00,0x07,0xF0,0x3F, +0xC0,0x00,0x7F,0xC0,0x7F,0xE0,0x1F,0xFE,0x00,0xFF, +0xFF,0xFF,0xF0,0x01,0xFF,0xFF,0xFF,0x00,0x01,0xFF, +0xFF,0xF0,0x00,0x01,0xFF,0xFF,0x00,0x00,0x00,0x7F, +0xC0,0x00,0x0F,0x50,0xA0,0x28,0xDF,0x80,0x00,0x07, +0xF7,0xE0,0x00,0x01,0xF8,0xF8,0x00,0x00,0x7E,0xFF, +0xFF,0xFF,0xFF,0xDF,0x80,0x00,0x07,0xF7,0xE0,0x00, +0x01,0xFB,0xF8,0x00,0x00,0x7C,0x02,0xD0,0xA0,0x0F, +0xDF,0xEF,0xF7,0xFB,0xFD,0xFD,0xFC,0x0A,0xD2,0x5F, +0xDC,0xD0,0x00,0x0F,0xE8,0x00,0x07,0xF4,0x00,0x03, +0xFA,0x00,0x01,0xF3,0xC0,0x07,0xE7,0xE0,0x03,0xEF, +0xC0,0x0F,0xBF,0x00,0x7C,0x7E,0x03,0xF1,0xFC,0x1F, +0xD0,0x7F,0xFF,0xC0,0xFF,0xFE,0x01,0xFF,0xE0,0x00, +0xFE,0x00,0x10,0xD0,0xA0,0x25,0x7C,0x00,0x00,0x3F, +0x1F,0x00,0x00,0x1F,0x87,0xC0,0x00,0x0F,0xC1,0xF0, +0x00,0x07,0xE0,0x7C,0x00,0x03,0xF0,0x1F,0x00,0x03, +0xF8,0x07,0xC0,0x01,0xFC,0x01,0xF0,0x00,0xFE,0x00, +0x7C,0x00,0x7F,0x00,0x1F,0x00,0x3F,0x80,0x07,0xC0, +0x1F,0xC0,0x01,0xF0,0x0F,0xE0,0x00,0x7C,0x07,0xF0, +0x00,0x1F,0x03,0xF8,0x00,0x07,0xC1,0xFC,0x00,0x01, +0xF0,0xFE,0x00,0x00,0x7C,0x7F,0x00,0x00,0x1F,0x3F, +0xE0,0x00,0x07,0xDF,0xF8,0x00,0x01,0xFF,0xFF,0x00, +0x00,0x7F,0xF7,0xE0,0x00,0x1F,0xF8,0xFC,0x00,0x07, +0xFC,0x1F,0x80,0x01,0xFE,0x07,0xE0,0x00,0x7F,0x00, +0xFC,0x00,0x1F,0x80,0x1F,0x80,0x08,0xF8,0x00,0x7E, +0x00,0x3E,0x00,0x0F,0xC0,0x0F,0x80,0x01,0xF8,0x04, +0x7C,0x00,0x07,0xE0,0x1F,0x00,0x00,0xFC,0x07,0xC0, +0x00,0x1F,0x81,0xF0,0x00,0x03,0xF0,0x8F,0x80,0x00, +0x0F,0xC3,0xE0,0x00,0x01,0xF8,0xF8,0x00,0x00,0x3F, +0x3E,0x00,0x00,0x07,0xE0,0x0C,0x50,0xA0,0x1F,0xDF, +0x80,0x00,0x0D,0xF8,0x00,0x00,0xDF,0x80,0x00,0x0D, +0xF8,0x00,0x00,0xDF,0x80,0x00,0x0B,0xFF,0xFF,0xFF, +0x12,0xD0,0xA0,0x2F,0x9F,0xF8,0x00,0x00,0xFF,0xCF, +0xFE,0x00,0x00,0xFF,0xDF,0xFC,0x00,0x03,0xFF,0x9F, +0xBE,0x00,0x03,0xEF,0xCF,0xCF,0x80,0x03,0xE7,0xDF, +0x3F,0x00,0x0F,0x9F,0x9F,0x8F,0x80,0x0F,0x8F,0xCF, +0xC3,0xE0,0x0F,0x87,0xDF,0x0F,0xC0,0x7C,0x1F,0x9F, +0x83,0xE0,0x3E,0x0F,0xCF,0xC0,0xF8,0x3E,0x07,0xDF, +0x03,0xF1,0xF0,0x1F,0x9F,0x80,0xF8,0xF8,0x0F,0xCF, +0xC0,0x3E,0xF8,0x07,0xDF,0x00,0xFF,0xC0,0x1F,0x9F, +0x80,0x3F,0xE0,0x0F,0xC7,0xC0,0x0F,0xE0,0x07,0xC0, +0x0F,0x50,0xA0,0x28,0x8F,0xC0,0x00,0x07,0xDF,0xC0, +0x00,0x0F,0xC7,0xF8,0x00,0x03,0xF1,0xFF,0x00,0x00, +0xFB,0xFF,0x00,0x01,0xF7,0xFF,0x00,0x03,0xEF,0xBE, +0x00,0x07,0xDF,0x7E,0x00,0x0F,0xC7,0xCF,0xC0,0x03, +0xEF,0x8F,0xC0,0x07,0xDF,0x0F,0x80,0x0F,0xBE,0x1F, +0x80,0x1F,0x7C,0x1F,0x80,0x3E,0xF8,0x1F,0x00,0x7D, +0xF0,0x3F,0x00,0xFC,0x7C,0x07,0xE0,0x3E,0xF8,0x07, +0xE0,0x7D,0xF0,0x07,0xC0,0xFB,0xE0,0x0F,0xC1,0xF7, +0xC0,0x0F,0xC3,0xEF,0x80,0x0F,0x87,0xDF,0x00,0x1F, +0x8F,0xC7,0xC0,0x03,0xF3,0xEF,0x80,0x03,0xF7,0xDF, +0x00,0x03,0xEF,0xBE,0x00,0x07,0xFF,0x7C,0x00,0x07, +0xFF,0x1F,0x00,0x00,0xFF,0xC7,0xC0,0x00,0x1F,0xEF, +0x80,0x00,0x1F,0xE3,0xE0,0x00,0x03,0xF0,0x13,0x54, +0x7F,0xEC,0x00,0x01,0xFF,0x00,0x00,0x00,0x1F,0xFF, +0xE0,0x00,0x00,0xFF,0xFF,0xF0,0x00,0x03,0xFF,0xFF, +0xF0,0x00,0x0F,0xFF,0xFF,0xF0,0x00,0x3F,0xE0,0x1F, +0xF0,0x00,0xFF,0x00,0x0F,0xF0,0x03,0xF8,0x00,0x07, +0xF0,0x0F,0xE0,0x00,0x07,0xF0,0x1F,0x00,0x00,0x07, +0xE0,0x7E,0x00,0x00,0x07,0xE0,0xF8,0x00,0x00,0x07, +0xC3,0xF0,0x00,0x00,0x0F,0xD2,0xF8,0x00,0x00,0x01, +0xF6,0xFC,0x00,0x00,0x00,0x3F,0x3F,0x00,0x00,0x00, +0x0F,0xCB,0xE0,0x00,0x00,0x07,0xC7,0xE0,0x00,0x00, +0x1F,0x87,0xC0,0x00,0x00,0x3E,0x0F,0xC0,0x00,0x00, +0xFC,0x0F,0xC0,0x00,0x03,0xF0,0x1F,0xC0,0x00,0x0F, +0xE0,0x1F,0xC0,0x00,0x3F,0x80,0x1F,0xC0,0x00,0xFE, +0x00,0x1F,0xF0,0x0F,0xFC,0x00,0x1F,0xFF,0xFF,0xE0, +0x00,0x1F,0xFF,0xFF,0x80,0x00,0x1F,0xFF,0xFE,0x00, +0x00,0x0F,0xFF,0xF0,0x00,0x00,0x03,0xFE,0x00,0x00, +0x0E,0xD0,0xA0,0x25,0x7F,0xFF,0xFC,0x01,0xFF,0xFF, +0xFC,0x07,0xFF,0xFF,0xFC,0x1F,0xFF,0xFF,0xF8,0x7F, +0xFF,0xFF,0xF1,0xF0,0x00,0x1F,0xC7,0xC0,0x00,0x1F, +0x9F,0x00,0x00,0x3E,0x7C,0x00,0x00,0xFF,0x3E,0x00, +0x00,0x3E,0xF8,0x00,0x01,0xFB,0xE0,0x00,0x07,0xCF, +0x80,0x00,0x7F,0x3E,0x00,0x07,0xF8,0xFF,0xFF,0xFF, +0xE3,0xFF,0xFF,0xFF,0x0F,0xFF,0xFF,0xF8,0x3F,0xFF, +0xFF,0x80,0xFF,0xFF,0xF0,0x06,0xFC,0x00,0x00,0x03, +0x7E,0x00,0x00,0x01,0x1F,0x00,0x00,0x00,0x13,0x58, +0x7F,0x6C,0x00,0x01,0xFF,0x00,0x00,0x00,0x1F,0xFF, +0xC0,0x00,0x00,0xFF,0xFF,0xE0,0x00,0x03,0xFF,0xFF, +0xE0,0x00,0x1F,0xFF,0xFF,0xF0,0x00,0x7F,0xE0,0x3F, +0xF0,0x01,0xFE,0x00,0x0F,0xF0,0x03,0xF8,0x00,0x0F, +0xE0,0x0F,0xC0,0x00,0x0F,0xE0,0x1F,0x00,0x00,0x0F, +0xC0,0x7E,0x00,0x00,0x0F,0xC0,0xF8,0x00,0x00,0x0F, +0x83,0xF0,0x00,0x00,0x1F,0x92,0xF8,0x00,0x00,0x03, +0xE6,0xFC,0x00,0x00,0x00,0x7D,0x3F,0x00,0x00,0x00, +0x1F,0x4B,0xE0,0x00,0x00,0x0F,0x87,0xE0,0x00,0x00, +0x3F,0x07,0xC0,0x01,0x80,0x7C,0x0F,0xC0,0x07,0xC1, +0xF8,0x0F,0x80,0x0F,0xE7,0xE0,0x1F,0x80,0x1F,0xEF, +0xC0,0x1F,0xC0,0x0F,0xFF,0x00,0x1F,0xC0,0x07,0xFC, +0x00,0x3F,0xF0,0x1F,0xF8,0x00,0x3F,0xFF,0xFF,0xF8, +0x00,0x1F,0xFF,0xFF,0xF8,0x00,0x1F,0xFF,0xFF,0xFC, +0x00,0x0F,0xFF,0xE3,0xFC,0x00,0x03,0xFE,0x01,0xFC, +0x00,0x00,0x00,0x01,0xF0,0x00,0x00,0x00,0x00,0xE0, +0x10,0x50,0xA0,0x28,0x7F,0xFF,0xFE,0x00,0x3F,0xFF, +0xFF,0xE0,0x1F,0xFF,0xFF,0xF8,0x0F,0xFF,0xFF,0xFE, +0x07,0xFF,0xFF,0xFF,0x83,0xE0,0x00,0x1F,0xE1,0xF0, +0x00,0x03,0xF0,0xF8,0x00,0x00,0xF8,0x7C,0x00,0x00, +0x7E,0x57,0xC0,0x00,0x03,0xE4,0x7C,0x00,0x00,0x7E, +0x3E,0x00,0x00,0x7E,0x1F,0x00,0x01,0xFF,0x0F,0xFF, +0xFF,0xFF,0x07,0xFF,0xFF,0xFF,0x03,0xFF,0xFF,0xFF, +0x01,0xFF,0xFF,0xFE,0x00,0xFF,0xFF,0xFC,0x00,0x7C, +0x01,0xF8,0x00,0x3E,0x00,0x3F,0x00,0x1F,0x00,0x0F, +0xC0,0x0F,0x80,0x03,0xE0,0x07,0xC0,0x01,0xF8,0x03, +0xE0,0x00,0x7E,0x02,0x3E,0x00,0x03,0xF0,0x1F,0x00, +0x00,0xFC,0x0F,0x80,0x00,0x3E,0x07,0xC0,0x00,0x1F, +0x83,0xE0,0x00,0x07,0xE1,0xF0,0x00,0x01,0xF0,0xF8, +0x00,0x00,0xFC,0x7C,0x00,0x00,0x3E,0x3E,0x00,0x00, +0x1F,0x9F,0x00,0x00,0x07,0xEF,0x80,0x00,0x01,0xF0, +0x0F,0xD4,0x7F,0xE5,0x00,0x0F,0xF8,0x00,0x00,0x7F, +0xFF,0x00,0x01,0xFF,0xFF,0xC0,0x03,0xFF,0xFF,0xE0, +0x07,0xFF,0xFF,0xF0,0x07,0xF8,0x07,0xF8,0x0F,0xC0, +0x01,0xFC,0x0F,0x80,0x00,0xFC,0x1F,0x80,0x00,0x7C, +0x1F,0x00,0x00,0x7E,0x83,0xE0,0x00,0x07,0xC3,0xE0, +0x00,0x00,0x03,0xF0,0x00,0x00,0x01,0xF0,0x00,0x00, +0x01,0xFC,0x00,0x00,0x01,0xFF,0x80,0x00,0x00,0xFF, +0xF0,0x00,0x00,0x7F,0xFF,0x00,0x00,0x1F,0xFF,0xE0, +0x00,0x0F,0xFF,0xF8,0x00,0x01,0xFF,0xFE,0x00,0x00, +0x3F,0xFF,0x00,0x00,0x03,0xFF,0x80,0x00,0x00,0x3F, +0xC0,0x00,0x00,0x1F,0xC0,0x00,0x00,0x07,0xC0,0x00, +0x00,0x07,0xF3,0xF0,0x00,0x00,0x7D,0xF8,0x00,0x00, +0x7C,0xF8,0x00,0x00,0x7C,0xFC,0x00,0x00,0xF8,0x7E, +0x00,0x01,0xF8,0x7F,0x80,0x03,0xF8,0x3F,0xE0,0x1F, +0xF0,0x1F,0xFF,0xFF,0xE0,0x0F,0xFF,0xFF,0xC0,0x07, +0xFF,0xFF,0x80,0x01,0xFF,0xFE,0x00,0x00,0x3F,0xF0, +0x00,0x0F,0xD0,0x40,0x23,0xBF,0xFF,0xFF,0xFF,0xFA, +0x00,0x0F,0x80,0x03,0x40,0x01,0xF0,0x00,0x68,0x00, +0x3E,0x00,0x0D,0x00,0x07,0xC0,0x01,0xA0,0x00,0xF8, +0x00,0x00,0x0F,0x52,0xBF,0xE8,0xDF,0x80,0x00,0x07, +0xF7,0xE0,0x00,0x01,0xFD,0xF8,0x00,0x00,0x7F,0x7E, +0x00,0x00,0x1F,0x7C,0x00,0x00,0x3E,0xFC,0x00,0x00, +0xFE,0x1F,0x00,0x00,0x3E,0x3F,0x00,0x00,0xFC,0x7F, +0x00,0x03,0xF0,0x7F,0x00,0x0F,0xE0,0x7F,0x80,0x7F, +0x80,0xFF,0xFF,0xFF,0x00,0xFF,0xFF,0xFC,0x00,0xFF, +0xFF,0xE0,0x00,0x7F,0xFF,0x80,0x00,0x1F,0xF8,0x00, +0x12,0xD0,0x00,0x25,0x7C,0x00,0x00,0x00,0x7D,0xF8, +0x00,0x00,0x03,0xF8,0x7C,0x00,0x00,0x01,0xF4,0x1F, +0x00,0x00,0x01,0xF0,0x7E,0x00,0x00,0x0F,0xC8,0x1F, +0x00,0x00,0x07,0xC4,0x87,0xC0,0x00,0x07,0xC2,0x01, +0xF0,0x00,0x07,0xC1,0x20,0x7C,0x00,0x07,0xC0,0x80, +0x1F,0x00,0x07,0xC0,0x48,0x07,0xC0,0x07,0xC0,0x20, +0x01,0xF0,0x07,0xC0,0x00,0x03,0xC0,0x3E,0x00,0x00, +0x0F,0x80,0xF8,0x00,0x00,0x1E,0x03,0xC0,0x04,0x00, +0x0F,0x83,0xE0,0x00,0x00,0x1E,0x0F,0x00,0x00,0x00, +0x7C,0x7C,0x00,0x00,0x00,0xF1,0xE0,0x00,0x80,0x00, +0x7D,0xF0,0x00,0x00,0x00,0xF7,0x80,0x00,0x00,0x03, +0xFE,0x00,0x04,0x80,0x00,0xFE,0x00,0x00,0x00,0x01, +0xF0,0x00,0x00,0x1B,0xD0,0x20,0x38,0x7C,0x00,0x00, +0x7F,0x00,0x00,0x1F,0x7C,0x00,0x00,0xFF,0x80,0x00, +0x3F,0x87,0xC0,0x00,0x1F,0xF0,0x00,0x07,0xC7,0xC0, +0x00,0x3F,0xF8,0x00,0x07,0xC7,0xC0,0x00,0x3E,0xF8, +0x00,0x07,0xD0,0x7C,0x00,0x07,0xDF,0x00,0x01,0xF0, +0x7C,0x00,0x0F,0x8F,0x80,0x01,0xF0,0x3C,0x00,0x0F, +0x8F,0x80,0x01,0xE0,0x3E,0x00,0x0F,0x8F,0x80,0x03, +0xE0,0x3E,0x00,0x1F,0x8F,0xC0,0x03,0xE0,0x3E,0x00, +0x1F,0x07,0xC0,0x03,0xE0,0x1E,0x00,0x1F,0x07,0xC0, +0x03,0xC0,0x1F,0x00,0x3F,0x07,0xE0,0x07,0xC2,0x03, +0xE0,0x07,0xC0,0x7C,0x00,0xF8,0x01,0xE0,0x07,0xC0, +0x7C,0x00,0xF0,0x40,0x3E,0x01,0xF0,0x07,0xC0,0x3E, +0x00,0x1E,0x01,0xF0,0x07,0xC0,0x3C,0x00,0x1E,0x03, +0xF0,0x07,0xE0,0x3C,0x08,0x03,0xE0,0x7C,0x00,0x7C, +0x0F,0x80,0x01,0xE0,0xFC,0x00,0x7C,0x0F,0x00,0x01, +0xE0,0xF8,0x00,0x3E,0x0F,0x01,0x00,0x3E,0x1F,0x00, +0x07,0xC3,0xE0,0x20,0x03,0xC7,0xC0,0x00,0x7C,0x78, +0x00,0x03,0xE7,0xC0,0x00,0x7C,0xF8,0x00,0x03,0xEF, +0xC0,0x00,0x7E,0xF8,0x04,0x00,0x3D,0xF0,0x00,0x07, +0xDE,0x00,0x00,0x3F,0xF0,0x00,0x07,0xFE,0x00,0x90, +0x03,0xFC,0x00,0x00,0x7F,0x80,0x00,0x03,0xF8,0x00, +0x00,0x3F,0x80,0x00,0x01,0xF8,0x00,0x00,0x3F,0x00, +0x00,0x12,0xD0,0x00,0x25,0x1F,0x80,0x00,0x03,0xF0, +0x3F,0x00,0x00,0x1F,0x80,0x7E,0x00,0x00,0xFC,0x00, +0xF8,0x00,0x07,0xE0,0x03,0xF0,0x00,0x1F,0x80,0x07, +0xE0,0x00,0xFC,0x08,0x01,0xF8,0x00,0xFC,0x00,0x03, +0xF0,0x07,0xE0,0x00,0x07,0xE0,0x3F,0x00,0x40,0x01, +0xF8,0x3F,0x00,0x00,0x03,0xF1,0xF8,0x00,0x00,0x07, +0xEF,0xC0,0x00,0x00,0x0F,0xFF,0x00,0x00,0x00,0x3F, +0xF8,0x00,0x00,0x00,0x7F,0xC0,0x00,0x90,0x00,0x1F, +0xC0,0x00,0x00,0x00,0xFF,0x80,0x01,0x00,0x00,0xFF, +0xE0,0x00,0x00,0x07,0xEF,0xC0,0x00,0x00,0x3F,0x1F, +0x80,0x00,0x01,0xFC,0x3E,0x00,0x00,0x07,0xE0,0xFC, +0x00,0x00,0x3F,0x01,0xF8,0x02,0x00,0x3F,0x00,0x7E, +0x00,0x01,0xF8,0x00,0xFC,0x00,0x0F,0xC0,0x01,0xF8, +0x10,0x0F,0xC0,0x00,0x7E,0x00,0x7E,0x00,0x00,0xFC, +0x03,0xF0,0x00,0x01,0xF8,0x0F,0xC0,0x00,0x03,0xE0, +0x7E,0x00,0x00,0x0F,0xC3,0xF0,0x00,0x00,0x1F,0x9F, +0x80,0x00,0x00,0x3F,0x11,0xD0,0x20,0x25,0x7E,0x00, +0x00,0x03,0xF3,0xF0,0x00,0x00,0x7E,0x1F,0x00,0x00, +0x07,0xC1,0xF8,0x00,0x00,0xFC,0x0F,0xC0,0x00,0x1F, +0x80,0x7C,0x00,0x01,0xF0,0x07,0xE0,0x00,0x3F,0x00, +0x3F,0x00,0x07,0xE0,0x01,0xF0,0x00,0x7C,0x00,0x1F, +0x80,0x0F,0xC0,0x80,0x1F,0x80,0x3F,0x00,0x00,0xFC, +0x07,0xE0,0x10,0x00,0xFC,0x1F,0x80,0x00,0x07,0xE3, +0xF0,0x00,0x00,0x3E,0x7E,0x00,0x00,0x03,0xF7,0xE0, +0x00,0x00,0x1F,0xFC,0x00,0x20,0x00,0x1F,0xF0,0x00, +0x00,0x00,0xFE,0x00,0x06,0x80,0x00,0xF8,0x00,0x0D, +0x00,0x01,0xF0,0x00,0x14,0x00,0x03,0xE0,0x00,0x00, +0x0F,0xD0,0x20,0x22,0xB1,0xFF,0xFF,0xFF,0xC0,0x00, +0x00,0x1F,0xC0,0x00,0x00,0x1F,0x80,0x00,0x00,0x3F, +0x00,0x00,0x00,0x7E,0x00,0x00,0x00,0xFC,0x00,0x00, +0x01,0xFC,0x00,0x00,0x01,0xF8,0x00,0x00,0x03,0xF0, +0x00,0x00,0x07,0xE0,0x00,0x00,0x0F,0xC0,0x00,0x00, +0x1F,0xC0,0x00,0x00,0x1F,0x80,0x00,0x00,0x3F,0x00, +0x00,0x00,0x7E,0x00,0x00,0x00,0xFC,0x00,0x00,0x01, +0xFC,0x00,0x00,0x01,0xF8,0x00,0x00,0x03,0xF0,0x00, +0x00,0x07,0xE0,0x00,0x00,0x0F,0xC0,0x00,0x00,0x1F, +0xC0,0x00,0x00,0x1F,0x80,0x00,0x00,0x3F,0x00,0x00, +0x00,0x7E,0x00,0x00,0x00,0xFC,0x00,0x00,0x01,0xFC, +0x00,0x00,0x01,0xF8,0x00,0x00,0x03,0xF0,0x00,0x00, +0x07,0xE0,0x00,0x00,0x0F,0xC0,0x00,0x00,0x17,0xFF, +0xFF,0xFF,0xFC,0x05,0xE6,0x7D,0x50,0xBF,0xFF,0xBF, +0x03,0x7E,0x06,0xFC,0x0D,0xF8,0x1B,0xF0,0x33,0xE0, +0x5F,0xFF,0x08,0x50,0x20,0x10,0x8F,0x00,0x09,0x78, +0x00,0x93,0xC0,0x01,0xF0,0x04,0x8F,0x00,0x48,0x78, +0x04,0x83,0xC0,0x01,0xF0,0x24,0x0F,0x02,0x40,0x78, +0x24,0x03,0xC0,0x01,0xF1,0x20,0x0F,0x12,0x00,0x79, +0x20,0x03,0xC0,0x01,0xF0,0x00,0x78,0x05,0xE6,0x5D, +0x50,0xBF,0xFF,0xA0,0x7F,0x40,0xFE,0x81,0xFD,0x03, +0xFA,0x07,0xF0,0x0F,0xDF,0xFF,0x0B,0x2C,0x24,0xD8, +0x00,0x3C,0x01,0x20,0x1F,0x80,0x40,0x0F,0xF0,0x12, +0x07,0x9E,0x04,0x03,0xC3,0xC0,0x0F,0x87,0xC0,0x1E, +0x07,0x84,0x0F,0x81,0xF0,0x1E,0x01,0xE2,0x0F,0x80, +0x7C,0x97,0xC0,0x0F,0x9F,0x00,0x0F,0x80,0x10,0x0B, +0xFD,0x5F,0xBF,0xFF,0xFF,0xFF,0xF0,0x05,0x10,0x48, +0x13,0x7E,0x07,0xE0,0x7C,0x40,0xF8,0x0F,0x80,0xF0, +0x0F,0x0D,0xBC,0x40,0x1F,0x00,0x3F,0xF0,0x00,0x1F, +0xFF,0xC0,0x03,0xFF,0xFF,0x00,0x7F,0xFF,0xF0,0x0F, +0xFF,0xFF,0x81,0xFE,0x03,0xF8,0x1F,0x80,0x0F,0xC8, +0x7E,0x00,0x0F,0x81,0xC0,0x00,0xF8,0x00,0x00,0x0F, +0x80,0x00,0x03,0xF8,0x00,0x07,0xFF,0x80,0x1F,0xFF, +0xF8,0x0F,0xFF,0xFF,0x81,0xFF,0xFF,0xF8,0x3F,0xFF, +0xCF,0x87,0xFF,0x00,0xF8,0x7E,0x00,0x0F,0x8F,0xC0, +0x00,0xF9,0x1F,0x00,0x03,0xF1,0xF0,0x00,0x7F,0x1F, +0x80,0x0F,0xF1,0xFE,0x07,0xFF,0x0F,0xFF,0xFF,0xF0, +0xFF,0xFF,0xDF,0x87,0xFF,0xF9,0xF8,0x1F,0xFF,0x0F, +0x80,0x7F,0x80,0x7C,0x0C,0xD0,0x80,0x1F,0xDF,0x80, +0x00,0x04,0xFC,0x00,0x00,0x1F,0x07,0xE0,0x07,0xC7, +0xFF,0x01,0xF3,0xFF,0xE0,0x7D,0xFF,0xFC,0x1F,0xFF, +0xFF,0x87,0xFE,0x0F,0xF1,0xFE,0x00,0xFC,0x7F,0x00, +0x1F,0x9F,0xC0,0x03,0xE7,0xE0,0x00,0xF9,0xF8,0x00, +0x3F,0xDF,0x80,0x00,0xFB,0xE0,0x00,0x3E,0xF8,0x00, +0x1F,0xBF,0x00,0x07,0xCF,0xC0,0x03,0xF3,0xF8,0x00, +0xFC,0xFF,0x00,0x7E,0x3F,0xF0,0x7F,0x8F,0xFF,0xFF, +0xC3,0xEF,0xFF,0xE0,0xF9,0xFF,0xF0,0x3E,0x3F,0xF0, +0x0F,0x83,0xF0,0x00,0x0D,0x3C,0x40,0x1C,0x00,0x3F, +0xC0,0x00,0x1F,0xFF,0x00,0x0F,0xFF,0xF0,0x03,0xFF, +0xFF,0x00,0xFF,0xFF,0xF0,0x3F,0xC0,0xFF,0x07,0xE0, +0x07,0xE1,0xF8,0x00,0x7E,0x3E,0x00,0x0F,0xC7,0xC0, +0x00,0xE1,0xF8,0x00,0x00,0x6F,0xC0,0x00,0x00,0xF8, +0x00,0x00,0x1F,0x80,0x00,0xE1,0xF0,0x00,0x1F,0x3E, +0x00,0x07,0xE7,0xE0,0x01,0xF8,0x7E,0x00,0x7F,0x0F, +0xF0,0x1F,0xC0,0xFF,0xFF,0xF8,0x0F,0xFF,0xFE,0x00, +0xFF,0xFF,0x80,0x07,0xFF,0xC0,0x00,0x1F,0xC0,0x00, +0x0C,0xD0,0x40,0x1F,0xD0,0x00,0x00,0xFC,0x80,0x00, +0x07,0xC0,0x0F,0xC1,0xF0,0x1F,0xFC,0x7C,0x0F,0xFF, +0x9F,0x07,0xFF,0xF7,0xC3,0xFF,0xFF,0xF1,0xFE,0x0F, +0xFC,0x7E,0x00,0xFF,0x3F,0x00,0x1F,0xCF,0x80,0x07, +0xF3,0xE0,0x00,0xFD,0xF8,0x00,0x3F,0xDF,0x80,0x00, +0xFB,0xE0,0x00,0x3E,0xFC,0x00,0x1F,0xC3,0xE0,0x00, +0xFC,0xFC,0x00,0x7F,0x1F,0x80,0x3F,0xC7,0xF8,0x3F, +0xF0,0xFF,0xFF,0xFC,0x1F,0xFF,0xDF,0x03,0xFF,0xE7, +0xC0,0x3F,0xF1,0xF0,0x03,0xF0,0x7C,0x0D,0xBC,0x40, +0x1F,0x00,0x1F,0xC0,0x00,0x0F,0xFF,0x80,0x03,0xFF, +0xFE,0x00,0x7F,0xFF,0xF0,0x0F,0xFF,0xFF,0x80,0xFE, +0x03,0xFC,0x1F,0x80,0x0F,0xC3,0xF0,0x00,0x7E,0x3E, +0x00,0x03,0xE3,0xC0,0x00,0x1E,0x7C,0x00,0x01,0xFB, +0xFF,0xFF,0xFF,0xF3,0xF0,0x00,0x00,0x1F,0x80,0x00, +0x00,0xF8,0x00,0x06,0x0F,0xC0,0x00,0xFC,0xFE,0x00, +0x1F,0x87,0xF0,0x03,0xF8,0x7F,0xC0,0xFF,0x03,0xFF, +0xFF,0xF0,0x1F,0xFF,0xFE,0x00,0xFF,0xFF,0xC0,0x03, +0xFF,0xF0,0x00,0x07,0xF8,0x00,0x08,0xD0,0x00,0x10, +0x00,0x3F,0x80,0x3F,0xF8,0x07,0xFF,0x03,0xFF,0xC0, +0xFC,0x05,0x87,0xC0,0x2F,0xFF,0xF9,0xA1,0xF0,0x0D, +0x0F,0x80,0x68,0x7C,0x02,0x43,0xE0,0x00,0x0C,0xD2, +0x5D,0x5F,0x00,0x7F,0x00,0x00,0x7F,0xF1,0xF0,0x3F, +0xFF,0x7C,0x1F,0xFF,0xFF,0x0F,0xFF,0xFF,0xC7,0xF8, +0x3F,0xF1,0xF8,0x03,0xFC,0xFC,0x00,0x7F,0x3E,0x00, +0x1F,0xCF,0x80,0x03,0xF7,0xE0,0x00,0xFF,0x7E,0x00, +0x03,0xEF,0x80,0x00,0xFB,0xF0,0x00,0x7F,0x0F,0x80, +0x03,0xF3,0xF0,0x01,0xFC,0x7E,0x00,0xFF,0x1F,0xE0, +0xFF,0xC3,0xFF,0xFF,0xF0,0x7F,0xFF,0xFC,0x0F,0xFF, +0xDF,0x01,0xFF,0xC7,0xC0,0x0F,0xC1,0xF0,0x00,0x00, +0x7C,0xE0,0x00,0x1F,0x87,0xC0,0x01,0xF1,0xF8,0x00, +0xFC,0x3F,0x80,0xFE,0x0F,0xFF,0xFF,0x81,0xFF,0xFF, +0xC0,0x3F,0xFF,0xE0,0x07,0xFF,0xE0,0x00,0x3F,0xC0, +0x00,0x0B,0xD0,0x80,0x1F,0xDF,0x80,0x00,0x13,0xF0, +0x00,0x01,0xF0,0x7F,0x01,0xF1,0xFF,0xC1,0xF3,0xFF, +0xE1,0xF7,0xFF,0xF1,0xFF,0xFF,0xF9,0xFF,0x83,0xF9, +0xFE,0x01,0xFD,0xFC,0x00,0xFE,0x3F,0x00,0x0F,0xEF, +0xC0,0x01,0xFD,0xF8,0x00,0x3F,0x9F,0x00,0x07,0xC0, +0x02,0xD0,0x80,0x0D,0xBF,0xE0,0x37,0xFB,0xFD,0xFE, +0xFD,0xF0,0x05,0xE7,0xDD,0x4D,0xB0,0x3F,0x80,0x03, +0x40,0xFE,0x81,0xFD,0x03,0xFA,0x07,0xF0,0x0F,0x81, +0xFC,0x7F,0xE8,0xFF,0x8F,0xE0,0x0C,0x50,0x80,0x1D, +0xDF,0x80,0x00,0x0A,0xF8,0x00,0x00,0x7C,0x00,0x7E, +0x3E,0x00,0x7E,0x1F,0x00,0x7E,0x0F,0x80,0xFE,0x07, +0xC0,0xFE,0x03,0xE0,0xFE,0x01,0xF0,0xFE,0x00,0xF8, +0xFE,0x00,0x7C,0xFE,0x00,0x3E,0xFE,0x00,0x23,0xFF, +0xC0,0x02,0x3F,0xFE,0x00,0x1F,0xFF,0x80,0x0F,0xE7, +0xE0,0x07,0xE1,0xF0,0x03,0xE0,0xFC,0x01,0xF0,0x3F, +0x01,0x1F,0x01,0xF8,0x0F,0x80,0x7E,0x08,0xF8,0x03, +0xF0,0x7C,0x00,0xFC,0x47,0xC0,0x07,0xE3,0xE0,0x01, +0xF9,0xF0,0x00,0x7E,0x02,0xD0,0x60,0x0B,0xDF,0xEF, +0xF7,0xFB,0xFD,0xFD,0xFC,0x13,0xBC,0x80,0x2F,0x00, +0x1F,0x80,0x0F,0xC0,0x7C,0x7F,0xE0,0x3F,0xF8,0x7C, +0xFF,0xF0,0x7F,0xFC,0x7D,0xFF,0xF8,0xFF,0xFC,0x7D, +0xFF,0xFD,0xFF,0xFE,0x7F,0xC1,0xFF,0xE0,0xFE,0x7F, +0x80,0x7F,0xC0,0x3F,0x7F,0x00,0x7F,0x80,0x3F,0x8F, +0xC0,0x07,0xE0,0x03,0xFB,0xF0,0x00,0xF8,0x00,0x7F, +0x7E,0x00,0x1F,0x00,0x0F,0xE7,0xC0,0x03,0xE0,0x01, +0xF0,0x0B,0xBC,0x80,0x1F,0x00,0x1F,0xC0,0x7C,0x7F, +0xF0,0x7C,0xFF,0xF8,0x7D,0xFF,0xFC,0x7F,0xFF,0xFE, +0x7F,0xE0,0xFE,0x7F,0x80,0x7F,0x7F,0x00,0x3F,0x8F, +0xC0,0x03,0xFB,0xF0,0x00,0x7F,0x7E,0x00,0x0F,0xE7, +0xC0,0x01,0xF0,0x0D,0xBC,0x40,0x1F,0x00,0x1F,0xC0, +0x00,0x0F,0xFF,0x80,0x03,0xFF,0xFE,0x00,0x7F,0xFF, +0xF0,0x0F,0xFF,0xFF,0x81,0xFF,0x07,0xFC,0x1F,0xC0, +0x1F,0xC8,0x7E,0x00,0x0F,0xC7,0xC0,0x00,0x7C,0xFC, +0x00,0x07,0xFB,0xF0,0x00,0x07,0xDF,0x00,0x00,0x7D, +0xF8,0x00,0x0F,0xCF,0x80,0x00,0xFA,0x1F,0x80,0x03, +0xF0,0xFE,0x00,0xFE,0x0F,0xF8,0x3F,0xE0,0x7F,0xFF, +0xFC,0x03,0xFF,0xFF,0x80,0x1F,0xFF,0xF0,0x00,0x7F, +0xFC,0x00,0x01,0xFE,0x00,0x00,0x0C,0xD2,0x9D,0x5F, +0x00,0x1F,0xC0,0x1F,0x1F,0xFC,0x07,0xCF,0xFF,0x81, +0xF7,0xFF,0xF0,0x7D,0xFF,0xFE,0x1F,0xF8,0x3F,0xC7, +0xF8,0x03,0xF1,0xFC,0x00,0x7E,0x7F,0x00,0x0F,0x9F, +0x80,0x03,0xE7,0xE0,0x00,0xFF,0x7E,0x00,0x03,0xEF, +0x80,0x00,0xFC,0xFE,0x00,0x0F,0x9F,0xC0,0x07,0xE7, +0xF8,0x03,0xF1,0xFF,0x83,0xF8,0x7F,0xFF,0xFE,0x1F, +0x7F,0xFF,0x07,0xCF,0xFF,0x81,0xF1,0xFF,0x80,0x7C, +0x1F,0x80,0x37,0xE0,0x00,0x01,0x5F,0x00,0x00,0x00, +0x0C,0xD2,0x5D,0x5F,0x00,0x7F,0x00,0x00,0x7F,0xF1, +0xF0,0x3F,0xFE,0x7C,0x1F,0xFF,0xDF,0x0F,0xFF,0xF7, +0xC7,0xF8,0x3F,0xF1,0xF8,0x03,0xFC,0xFC,0x00,0x7F, +0x3E,0x00,0x1F,0xCF,0x80,0x03,0xF7,0xE0,0x00,0xFF, +0x7E,0x00,0x03,0xEF,0x80,0x00,0xFB,0xF0,0x00,0x7F, +0x0F,0x80,0x03,0xF3,0xF0,0x01,0xFC,0x7E,0x00,0xFF, +0x0F,0xE0,0xFF,0xC3,0xFF,0xFF,0xF0,0x7F,0xFF,0x7C, +0x0F,0xFF,0x9F,0x00,0xFF,0xC7,0xC0,0x0F,0xC1,0xFD, +0x00,0x00,0x0F,0xD0,0x00,0x00,0x7C,0x08,0x3C,0x80, +0x13,0x00,0x7C,0x3C,0x7F,0x9E,0x7F,0xEF,0x7F,0xE7, +0xFF,0xF3,0xFC,0x19,0xFC,0x01,0x3F,0x80,0x1B,0xF0, +0x01,0xBF,0x00,0x19,0xF0,0x00,0x0C,0x3C,0x40,0x1C, +0x00,0x7F,0x00,0x01,0xFF,0xF0,0x01,0xFF,0xFC,0x01, +0xFF,0xFF,0x01,0xFF,0xFF,0xC0,0xFC,0x0F,0xE0,0xFC, +0x01,0xF8,0x7C,0x00,0x7C,0x3E,0x00,0x38,0x1F,0x80, +0x00,0x0F,0xE0,0x00,0x03,0xFF,0x00,0x01,0xFF,0xF0, +0x00,0x7F,0xFF,0x00,0x1F,0xFF,0xE0,0x03,0xFF,0xFC, +0x00,0x7F,0xFF,0x00,0x07,0xFF,0x80,0x00,0x3F,0xE0, +0x00,0x03,0xF1,0xC0,0x00,0xFB,0xE0,0x00,0x7D,0xF8, +0x00,0x3E,0x7E,0x00,0x3F,0x3F,0xC0,0x7F,0x41,0xFF, +0xFF,0xE0,0x7F,0xFF,0xE0,0x0F,0xFF,0xC0,0x00,0xFF, +0x00,0x07,0xCE,0x20,0x10,0x00,0x40,0x01,0xC0,0x03, +0xC0,0xD0,0xF8,0x17,0xFF,0xFB,0x43,0xE0,0x68,0x7C, +0x0A,0x0F,0x80,0x0F,0xC1,0x01,0xFF,0x80,0xFF,0xC0, +0x7F,0xC0,0x3F,0xC0,0x0B,0xBA,0x80,0x1F,0xDF,0x80, +0x03,0xFB,0xF0,0x00,0x7E,0xFE,0x00,0x0F,0xC7,0xC0, +0x03,0xF7,0xE0,0x07,0xF7,0xF0,0x0F,0xF3,0xF8,0x3F, +0xF3,0xFF,0xFD,0xF1,0xFF,0xFD,0xF1,0xFF,0xF9,0xF0, +0x7F,0xE1,0xF0,0x1F,0x81,0xF0,0x0D,0xBA,0x20,0x1D, +0x7C,0x00,0x01,0xF8,0x7C,0x00,0x07,0xC7,0xE0,0x00, +0xFD,0x07,0xC0,0x01,0xF0,0x7E,0x00,0x3F,0x20,0x7C, +0x00,0x7C,0x07,0xE0,0x0F,0xC4,0x07,0xC0,0x1F,0x00, +0x3E,0x03,0xF0,0x03,0xE0,0x3E,0x00,0x3F,0x07,0xE0, +0x80,0x3E,0x0F,0x80,0x03,0xF1,0xF8,0x10,0x03,0xE3, +0xE0,0x00,0x3F,0x7E,0x02,0x00,0x3E,0xF8,0x00,0x01, +0xFF,0x80,0x40,0x03,0xFE,0x00,0x90,0x03,0xF8,0x00, +0x13,0xBA,0x00,0x27,0x7C,0x00,0x3E,0x00,0x1F,0x8F, +0x80,0x0F,0xE0,0x03,0xF0,0xF8,0x01,0xFC,0x00,0xF8, +0xF8,0x03,0xFE,0x00,0xF8,0x7C,0x03,0xFE,0x01,0xF2, +0x0F,0x80,0x7B,0xC0,0x3E,0x40,0xF8,0x1F,0x7C,0x0F, +0x80,0xF8,0x1E,0x7C,0x0F,0x80,0x7C,0x1E,0x3C,0x1F, +0x08,0x0F,0x87,0xC7,0xC3,0xE0,0x07,0x87,0xC7,0xC7, +0xC0,0x07,0xC7,0x83,0xC7,0xC1,0x00,0xF9,0xF0,0x7C, +0xF8,0x00,0x7D,0xF0,0x7D,0xF0,0x20,0x0F,0xBC,0x07, +0xBE,0x04,0x00,0xFF,0x80,0xFF,0x80,0x00,0xFF,0x00, +0xFF,0x80,0x90,0x0F,0xE0,0x0F,0xE0,0x00,0x07,0xE0, +0x0F,0xC0,0x00,0x0E,0x3A,0x00,0x1C,0x3F,0x00,0x01, +0xF8,0xFC,0x00,0x1F,0x83,0xF0,0x01,0xF9,0x01,0xF8, +0x03,0xF0,0x07,0xE0,0x3F,0x00,0x1F,0x83,0xF0,0x00, +0xFC,0x3F,0x00,0x03,0xF1,0xF8,0x00,0x0F,0xDF,0x80, +0x00,0x3F,0xF8,0x00,0x01,0xFF,0x80,0x00,0x07,0xFC, +0x01,0x00,0x03,0xF8,0x00,0x00,0x3F,0xC0,0x00,0x03, +0xFF,0x00,0x00,0x1F,0xFC,0x00,0x01,0xFF,0xE0,0x00, +0x1F,0x9F,0x80,0x01,0xF8,0x7E,0x00,0x0F,0xC1,0xF8, +0x00,0xFC,0x0F,0xC0,0x0F,0xC0,0x3F,0x08,0x1F,0x80, +0x1F,0x81,0xF8,0x00,0x7E,0x1F,0x80,0x01,0xF9,0xF8, +0x00,0x07,0xE0,0x0C,0xD0,0x3D,0x5B,0x7C,0x00,0x07, +0xCF,0x80,0x03,0xF8,0x7C,0x00,0x1F,0x0F,0x80,0x0F, +0xC3,0xE0,0x03,0xE0,0xFC,0x00,0xF8,0x1F,0x00,0x7E, +0x07,0xC0,0x1F,0x01,0xF8,0x07,0xC0,0x3E,0x03,0xF0, +0x0F,0x80,0xF8,0x03,0xF0,0x3E,0x00,0x7C,0x1F,0x80, +0x1F,0x07,0xC0,0x07,0xE1,0xF0,0x00,0xF8,0xFC,0x00, +0x3E,0x3E,0x00,0x07,0xCF,0x80,0x01,0xF7,0xE0,0x00, +0x7D,0xF0,0x00,0x0F,0xFC,0x04,0x00,0x7F,0xC0,0x00, +0x0F,0xF0,0x08,0x00,0x7F,0x00,0x00,0x0F,0xC0,0x10, +0x00,0x7C,0x00,0x00,0x3F,0x00,0x00,0x0F,0x80,0x08, +0x00,0xFC,0x00,0x00,0x7E,0x00,0x03,0xFF,0x80,0x00, +0xFF,0xC0,0x00,0x1F,0xE0,0x00,0x07,0xF0,0x00,0x01, +0xF8,0x00,0x00,0x0C,0xBA,0x20,0x1B,0xB3,0xFF,0xFF, +0xF0,0x00,0x01,0xF8,0x00,0x00,0xFC,0x00,0x00,0x7E, +0x00,0x00,0x3F,0x00,0x00,0x1F,0x80,0x00,0x0F,0xE0, +0x00,0x07,0xF0,0x00,0x03,0xF8,0x00,0x00,0xFC,0x00, +0x00,0x7E,0x00,0x00,0x3F,0x00,0x00,0x1F,0x80,0x00, +0x0F,0xC0,0x00,0x07,0xE0,0x00,0x03,0xF8,0x00,0x01, +0xFC,0x00,0x00,0xFE,0x00,0x00,0x3F,0x00,0x00,0x1F, +0x80,0x00,0x17,0xFF,0xFF,0xFF,0x08,0xE6,0x3D,0x53, +0x00,0x0F,0xC0,0x0F,0xF0,0x07,0xFE,0x00,0x7F,0xE0, +0x3F,0x80,0x0F,0xC1,0xA0,0x7C,0x0B,0x03,0xE0,0x40, +0x3E,0x00,0x1F,0x80,0x0F,0xC0,0x1F,0xE0,0x07,0xF0, +0x01,0xF0,0x00,0x7F,0x00,0x1F,0xE0,0x01,0xFC,0x00, +0x1F,0x80,0x80,0x7C,0x06,0x81,0xF0,0x30,0x0F,0x80, +0x03,0xF8,0x40,0x0F,0xFC,0x01,0xFF,0x00,0x3F,0xC0, +0x03,0xF0,0x02,0x6A,0xBC,0xCE,0xDF,0xDF,0xDF,0xDF, +0xDF,0xDF,0xDF,0xAF,0x08,0xE6,0x3D,0x53,0x7E,0x00, +0x1F,0xE0,0x07,0xFC,0x02,0x3F,0xF0,0x00,0xFE,0x00, +0x1F,0x81,0xA0,0x7C,0x0B,0x03,0xE0,0x00,0xFC,0x00, +0x1F,0x00,0x07,0xE0,0x00,0xFC,0x00,0x1F,0xE0,0x03, +0xF8,0x00,0x3E,0x00,0x3F,0x80,0x1F,0xE0,0x0F,0xC0, +0x07,0xE0,0x01,0xF0,0x00,0xFC,0x1A,0x07,0xC0,0xB0, +0x3E,0x00,0x1F,0x80,0x0F,0xE0,0x47,0xFE,0x01,0xFF, +0x00,0x7F,0x80,0x1F,0x80,0x00,0x0E,0x14,0x43,0xA1, +0x03,0xE0,0x00,0x00,0x7F,0xE0,0x00,0x47,0xFF,0xC0, +0x06,0x7F,0xFF,0x80,0x77,0xFF,0xFF,0x0F,0xBE,0x0F, +0xFF,0xFD,0xC0,0x1F,0xFF,0xCC,0x00,0x7F,0xFC,0x40, +0x00,0xFF,0xC0,0x00,0x01,0xF8,0x00,}; +/* font data size: 7477 bytes */ + +static const unsigned char Arial_40_index[] = { +0x00,0x00,0x01, +0x00,0x20,0x01,0xC0,0x32,0x03,0xD8,0x3B,0x62,0x79, +0x14,0x08,0xAF,0xC5,0xFA,0x32,0x31,0x9D,0x8D,0x14, +0x69,0x83,0x52,0x1B,0xF8,0xF4,0x07,0xF0,0x46,0xE2, +0x75,0x94,0xFC,0xB3,0xA6,0x12,0x32,0xD1,0xB1,0x0E, +0x64,0x73,0xC3,0xA5,0x1E,0xB4,0xF7,0xA8,0x20,0x44, +0x3A,0x79,0x14,0xDA,0xAE,0x75,0xBE,0xAF,0xBD,0x82, +0x0C,0x2F,0x66,0x43,0x3A,0x99,0xEA,0xD2,0x26,0xE2, +0xB7,0x79,0xC7,0x0E,0xB8,0x7A,0x83,0xEA,0x20,0x95, +0x0E,0x08,0xC0,0xC6,0x82,0x3C,0x92,0x5F,0x99,0xCC, +0xF7,0x28,0x8D,0x4C,0xBA,0x6F,0x54,0x2E,0xA3,0xD5, +0x48,0xAA,0x8D,0x57,0xEB,0x8D,0x62,0x0B,0x3B,0x5B, +0x36,0xE4,0xD7,0x46,0xBD,0xBD,0xFA,0x2F,0xE9,0x80, +0xCC,0x32,0x61,0xBF,0x16,0x38,0xDB,0xC9,0x76,0x60, +0xB3,0xB3,0x9F,0x6D,0x2A,0xE9,0xDB,0x54,0x1A,0xEA, +0xDA,0x8E,0xED,0x78,0x5B,0xC7,0x6E,0x5C,0x73,0x13, +0xA1,0x80, +}; +/* font index size: 155 bytes */ + +const ILI9341_t3_font_t Arial_40 = { + Arial_40_index, + 0, + Arial_40_data, + 1, + 0, + 32, + 126, + 0, + 0, + 13, + 6, + 6, + 4, + 7, + 6, + 61, + 48 +}; + + + +static const unsigned char Arial_48_data[] = { +0x00,0x00,0x00,0x02,0x60,0x01,0xB0,0x40,0x02,0xDB, +0xFE,0xFF,0x3F,0x9F,0xD7,0xAD,0xE1,0xD8,0x65,0x81, +0x9F,0x80,0x04,0x91,0x19,0xF3,0x1B,0xF8,0x1F,0xD7, +0xE0,0x7F,0x8F,0x00,0xF0,0x09,0x30,0x00,0x04,0xB0, +0x00,0x0F,0xC0,0x3F,0x00,0x00,0xFE,0x03,0xF0,0xA0, +0x00,0xFC,0x03,0xF0,0x00,0x0F,0xE0,0x3F,0x05,0x00, +0x0F,0xC0,0x3F,0x00,0x00,0xFE,0x03,0xF0,0x33,0xFF, +0xFF,0xFF,0xFF,0xE0,0x01,0xF8,0x07,0xE0,0x00,0x0F, +0xC0,0x7F,0x01,0x40,0x1F,0x80,0x7E,0x00,0x01,0xFC, +0x07,0xE0,0x08,0x01,0xF8,0x07,0xE0,0x0C,0xFF,0xFF, +0xFF,0xFF,0xF0,0x1F,0x80,0xFE,0x00,0x50,0x3F,0x00, +0xFC,0x00,0x01,0xF8,0x0F,0xE0,0x02,0x83,0xF0,0x0F, +0xC0,0x00,0x1F,0x80,0xFE,0x00,0x10,0x3F,0x00,0xFC, +0x00,0x00,0x07,0xFA,0x1F,0x94,0xB2,0x00,0x07,0x00, +0x00,0x00,0x3F,0xE0,0x00,0x01,0xFF,0xFC,0x00,0x07, +0xFF,0xFF,0x00,0x0F,0xFF,0xFF,0x80,0x1F,0xFF,0xFF, +0xC0,0x3F,0xFF,0xFF,0xE0,0x7F,0xE7,0x3F,0xE0,0x7F, +0x87,0x0F,0xF0,0x7F,0x07,0x07,0xF0,0xFE,0x07,0x03, +0xF0,0xFC,0x07,0x03,0xF8,0xFC,0x07,0x01,0xF8,0xFC, +0x07,0x01,0xC2,0x1F,0x80,0xE0,0x00,0x1F,0xC0,0xE0, +0x00,0x0F,0xC0,0xE0,0x00,0x0F,0xE0,0xE0,0x00,0x0F, +0xF8,0xE0,0x00,0x07,0xFE,0xE0,0x00,0x03,0xFF,0xE0, +0x00,0x01,0xFF,0xFC,0x00,0x00,0xFF,0xFF,0x80,0x00, +0x3F,0xFF,0xE0,0x00,0x0F,0xFF,0xF0,0x00,0x01,0xFF, +0xFC,0x00,0x00,0xFF,0xFC,0x00,0x00,0xE3,0xFE,0x00, +0x00,0xE0,0xFF,0x00,0x00,0xE0,0x7F,0x00,0x00,0xE0, +0x3F,0x00,0x00,0xE0,0x3F,0xC0,0x00,0x1C,0x03,0xF0, +0xE0,0x1C,0x03,0xF7,0xE0,0x1C,0x03,0xF7,0xF0,0x1C, +0x03,0xF7,0xF0,0x1C,0x07,0xF3,0xF0,0x1C,0x07,0xF3, +0xF8,0x1C,0x0F,0xE3,0xFC,0x1C,0x1F,0xE1,0xFE,0x1C, +0x3F,0xC1,0xFF,0x9C,0xFF,0xC0,0xFF,0xFF,0xFF,0x80, +0x7F,0xFF,0xFF,0x00,0x3F,0xFF,0xFE,0x00,0x1F,0xFF, +0xFC,0x00,0x07,0xFF,0xF0,0x00,0x00,0xFF,0x80,0x0C, +0x00,0x03,0x80,0x00,0x0D,0x32,0x27,0xF7,0x80,0x1F, +0x80,0x00,0x00,0x7E,0x00,0x03,0xFF,0x00,0x00,0x03, +0xE0,0x00,0x7F,0xFC,0x00,0x00,0x3F,0x00,0x03,0xFF, +0xF0,0x00,0x03,0xF0,0x00,0x3F,0x0F,0xC0,0x00,0x1F, +0x00,0x03,0xF0,0x3F,0x00,0x01,0xF8,0x00,0x1F,0x00, +0xF8,0x00,0x0F,0x80,0x00,0xF8,0x07,0xC0,0x00,0xFC, +0x00,0x0F,0x80,0x1F,0x00,0x07,0xC0,0x00,0x7C,0x00, +0xF8,0x00,0x7E,0x00,0x03,0xE0,0x07,0xC0,0x03,0xE0, +0x00,0x1F,0x00,0x3E,0x00,0x3F,0x00,0x01,0x1F,0x00, +0x3E,0x00,0x7E,0x00,0x00,0xF8,0x01,0xF0,0x07,0xE0, +0x00,0x07,0xC0,0x0F,0x80,0x3E,0x00,0x00,0x3E,0x00, +0x7C,0x03,0xF0,0x00,0x01,0xF0,0x03,0xE0,0x1F,0x00, +0x00,0x07,0xC0,0x3E,0x01,0xF8,0x00,0x00,0x3E,0x01, +0xF0,0x0F,0x80,0x00,0x01,0xF8,0x1F,0x00,0xFC,0x00, +0x00,0x07,0xE1,0xF8,0x07,0xC0,0x00,0x00,0x1F,0xFF, +0x80,0x7E,0x00,0x00,0x00,0x7F,0xF8,0x07,0xE0,0x00, +0x00,0x01,0xFF,0x80,0x3F,0x00,0x7E,0x00,0x03,0xF0, +0x03,0xF0,0x0F,0xFC,0x00,0x00,0x00,0x1F,0x01,0xFF, +0xF0,0x00,0x00,0x01,0xF8,0x0F,0xFF,0xC0,0x00,0x00, +0x0F,0x80,0xFC,0x3F,0x00,0x00,0x00,0xFC,0x0F,0xC0, +0xFC,0x00,0x00,0x07,0xC0,0x7C,0x03,0xE0,0x00,0x00, +0x7E,0x03,0xE0,0x1F,0x00,0x00,0x03,0xE0,0x3E,0x00, +0x7C,0x00,0x00,0x3F,0x01,0xF0,0x03,0xF0,0x00,0x00, +0x7E,0x01,0xF0,0x03,0xE0,0x00,0x07,0xE0,0x0F,0x80, +0x1F,0x00,0x00,0x3E,0x00,0x7C,0x00,0xF8,0x00,0x03, +0xF0,0x03,0xE0,0x07,0xC0,0x00,0x1F,0x00,0x1F,0x00, +0x3E,0x00,0x01,0xF8,0x00,0xF8,0x01,0xF0,0x00,0x0F, +0x80,0x07,0xC0,0x0F,0x80,0x00,0xFC,0x00,0x1F,0x00, +0xF8,0x00,0x07,0xC0,0x00,0xF8,0x07,0xC0,0x00,0x7E, +0x00,0x07,0xE0,0x7C,0x00,0x07,0xE0,0x00,0x1F,0x87, +0xE0,0x00,0x3E,0x00,0x00,0x7F,0xFE,0x00,0x03,0xF0, +0x00,0x01,0xFF,0xE0,0x00,0x1F,0x00,0x00,0x07,0xFE, +0x00,0x01,0xF8,0x00,0x00,0x0F,0xC0,0x00,0x0A,0x32, +0x1F,0xF5,0xA0,0x00,0x3F,0x80,0x00,0x00,0x00,0x7F, +0xF8,0x00,0x00,0x00,0xFF,0xFE,0x00,0x00,0x00,0xFF, +0xFF,0x80,0x00,0x00,0xFF,0xFF,0xE0,0x00,0x00,0xFF, +0xFF,0xF8,0x00,0x00,0x7F,0x83,0xFC,0x00,0x00,0x3F, +0x80,0xFF,0x00,0x00,0x3F,0x80,0x3F,0x80,0x0A,0x03, +0xF0,0x01,0xF8,0x00,0x01,0xFC,0x00,0xFC,0x00,0x00, +0x7E,0x00,0xFC,0x00,0x00,0x3F,0x80,0xFE,0x00,0x00, +0x0F,0xE0,0xFE,0x00,0x00,0x07,0xF0,0xFE,0x00,0x00, +0x01,0xFD,0xFE,0x00,0x00,0x00,0x7F,0xFE,0x00,0x00, +0x00,0x3F,0xFE,0x00,0x00,0x00,0x0F,0xFC,0x00,0x00, +0x00,0x1F,0xFC,0x00,0x00,0x00,0x1F,0xFE,0x00,0x00, +0x00,0x3F,0xFF,0x80,0x00,0x00,0x3F,0xEF,0xE0,0x00, +0x00,0x3F,0xC7,0xF8,0x00,0x00,0x3F,0xC1,0xFE,0x03, +0xC0,0x3F,0xC0,0x7F,0x03,0xF8,0x1F,0xC0,0x1F,0xC1, +0xFC,0x1F,0xC0,0x07,0xF0,0xFC,0x0F,0xC0,0x03,0xFC, +0xFE,0x0F,0xE0,0x00,0xFF,0x7E,0x07,0xE0,0x00,0x3F, +0xFF,0x03,0xF0,0x00,0x0F,0xFF,0x01,0xF8,0x00,0x03, +0xFF,0x80,0xFC,0x00,0x01,0xFF,0x80,0x7E,0x00,0x00, +0x7F,0xC0,0x3F,0x80,0x00,0x1F,0xE0,0x1F,0xC0,0x00, +0x1F,0xF8,0x07,0xF0,0x00,0x1F,0xFE,0x03,0xFC,0x00, +0x1F,0xFF,0x80,0xFF,0x00,0x1F,0xFF,0xE0,0x7F,0xE0, +0x7F,0xF7,0xF8,0x1F,0xFF,0xFF,0xF3,0xFE,0x07,0xFF, +0xFF,0xF0,0xFF,0x81,0xFF,0xFF,0xF0,0x3F,0x80,0x7F, +0xFF,0xE0,0x0F,0x80,0x0F,0xFF,0xC0,0x03,0x80,0x00, +0xFF,0x00,0x00,0x80,0x01,0x91,0x19,0xF1,0xBB,0xFD, +0x7F,0x8F,0x00,0x04,0x3D,0x27,0x32,0xC0,0x00,0xF0, +0x00,0xF0,0x00,0xF8,0x00,0xF8,0x00,0x78,0x00,0x7C, +0x40,0x0F,0x84,0x01,0xF0,0x40,0x3E,0x04,0x07,0xC0, +0x07,0xE0,0x03,0xE0,0x10,0x7E,0x00,0x3E,0x00,0xA7, +0xE0,0x03,0xE0,0x06,0xFE,0x00,0x67,0xE0,0x05,0xBF, +0x00,0x49,0xF8,0x00,0x7C,0x00,0x3F,0x01,0x01,0xF0, +0x10,0x0F,0x81,0x00,0x7C,0x10,0x03,0xE0,0x00,0xF8, +0x00,0x3C,0x00,0x1F,0x00,0x07,0x80,0x01,0xE0,0x00, +0x78,0x04,0x3D,0x17,0x32,0xCF,0x00,0x03,0xC0,0x01, +0xF0,0x00,0x7C,0x00,0x1E,0x00,0x0F,0x80,0x40,0x7C, +0x04,0x03,0xE0,0x40,0x1F,0x04,0x00,0xF8,0x00,0x7E, +0x00,0x1F,0x10,0x01,0xF8,0x00,0x7C,0xB0,0x07,0xED, +0x00,0x3F,0xC0,0x03,0xFA,0x00,0x7E,0x00,0x3E,0x48, +0x07,0xE0,0x03,0xE0,0x03,0xF1,0x00,0x3E,0x10,0x07, +0xC1,0x00,0xF8,0x10,0x1F,0x00,0x1F,0x00,0x0F,0x00, +0x0F,0x80,0x07,0x80,0x07,0x80,0x07,0x80,0x00,0x05, +0xD4,0x11,0xC3,0x56,0x00,0xF8,0x00,0xE0,0xF8,0x38, +0xFC,0x71,0xF8,0xFF,0x7F,0xF9,0xFF,0xFF,0xFC,0x7F, +0xFF,0xF0,0x03,0xFF,0x00,0x01,0xFC,0x00,0x03,0xFE, +0x00,0x07,0xDF,0x00,0x0F,0x9F,0x80,0x1F,0x8F,0xC2, +0x07,0xE0,0xFC,0x01,0xC0,0x70,0x00,0x80,0x20,0x00, +0x08,0x20,0x18,0x74,0xFA,0x00,0x0F,0xC0,0x01,0x80, +0x00,0xFC,0x00,0x19,0xFF,0xFF,0xFF,0xFF,0xA0,0x00, +0xFC,0x00,0x18,0x00,0x0F,0xC0,0x00,0x01,0x90,0x37, +0x62,0x79,0xFD,0x0E,0x3E,0x0E,0x38,0xF0,0xC0,0x04, +0x86,0x10,0xE2,0xD9,0xFF,0xFF,0x80,0x01,0x86,0x30, +0x02,0x79,0xF8,0x04,0xF0,0x00,0x02,0x70,0x00,0x07, +0xE4,0x00,0x1F,0x00,0x03,0xF4,0x80,0x07,0xC9,0x00, +0x1F,0x00,0x03,0xF1,0x00,0x07,0xC0,0x00,0xFC,0x24, +0x01,0xF0,0x48,0x07,0xC0,0x00,0xFC,0x09,0x01,0xF0, +0x12,0x07,0xC0,0x00,0xFC,0x02,0x41,0xF0,0x04,0x87, +0xC0,0x00,0xFC,0x00,0x81,0xF0,0x00,0x3F,0x00,0x12, +0x7C,0x00,0x25,0xF0,0x00,0x3F,0x00,0x03,0xE0,0x00, +0x00,0x07,0xF1,0x1F,0xF4,0xA0,0x01,0xFF,0x00,0x00, +0x07,0xFF,0xC0,0x00,0x1F,0xFF,0xF0,0x00,0x3F,0xFF, +0xF8,0x00,0x7F,0xFF,0xFC,0x00,0xFF,0xFF,0xFE,0x01, +0xFF,0x83,0xFE,0x01,0xFE,0x00,0xFF,0x03,0xF8,0x00, +0x7F,0x03,0xF8,0x00,0x3F,0x83,0xF0,0x00,0x1F,0x87, +0xF0,0x00,0x1F,0x94,0xFC,0x00,0x01,0xF9,0xF8,0x00, +0x00,0xFB,0x7F,0x00,0x00,0x1F,0xEF,0xE0,0x00,0x03, +0xF8,0xFC,0x00,0x00,0x7F,0x4F,0xC0,0x00,0x1F,0x8F, +0xE0,0x00,0x3F,0x87,0xE0,0x00,0x3F,0x07,0xF0,0x00, +0x7F,0x07,0xF8,0x00,0xFF,0x03,0xFC,0x01,0xFE,0x03, +0xFF,0x07,0xFE,0x01,0xFF,0xFF,0xFC,0x00,0xFF,0xFF, +0xF8,0x00,0x7F,0xFF,0xF0,0x00,0x3F,0xFF,0xE0,0x00, +0x1F,0xFF,0x80,0x00,0x03,0xFE,0x00,0x00,0x04,0x70, +0x38,0x04,0xA0,0x00,0x7C,0x00,0x07,0xC0,0x03,0xF0, +0x01,0xFC,0x00,0xFF,0x00,0x7F,0xC0,0x3F,0xF0,0x1F, +0xFC,0x1F,0xFF,0x0F,0xFF,0xCF,0xFB,0xF7,0xFC,0xFD, +0xFE,0x3F,0x7E,0x0F,0xDE,0x03,0xF7,0x00,0xFF,0x40, +0x07,0xFA,0x00,0x3F,0xD0,0x01,0xFE,0x80,0x0F,0xE4, +0x00,0x7E,0x07,0xF0,0x10,0x04,0xA0,0x00,0xFF,0x80, +0x00,0x07,0xFF,0xF0,0x00,0x1F,0xFF,0xF8,0x00,0x7F, +0xFF,0xFE,0x10,0x1F,0xFF,0xFF,0xE0,0x3F,0xF0,0x3F, +0xF0,0x7F,0x80,0x07,0xF8,0x7F,0x00,0x03,0xF8,0x7E, +0x00,0x01,0xF8,0xFE,0x00,0x01,0xFE,0x1F,0x80,0x00, +0x1F,0x83,0x80,0x00,0x1F,0xC8,0x00,0x00,0x03,0xF8, +0x00,0x00,0x00,0xFC,0x00,0x00,0x01,0xFC,0x00,0x00, +0x03,0xF8,0x00,0x00,0x07,0xF8,0x00,0x00,0x0F,0xF0, +0x00,0x00,0x1F,0xE0,0x00,0x00,0x3F,0xC0,0x00,0x00, +0x7F,0xC0,0x00,0x00,0xFF,0x80,0x00,0x01,0xFF,0x00, +0x00,0x03,0xFE,0x00,0x00,0x07,0xF8,0x00,0x00,0x0F, +0xF0,0x00,0x00,0x1F,0xE0,0x00,0x00,0x7F,0xC0,0x00, +0x00,0xFF,0x80,0x00,0x01,0xFF,0x00,0x00,0x03,0xFE, +0x00,0x00,0x07,0xF8,0x00,0x00,0x0F,0xF0,0x00,0x00, +0x0F,0xE0,0x00,0x00,0x1F,0xC0,0x00,0x01,0x07,0xF0, +0x00,0x00,0x21,0xFF,0xFF,0xFF,0xFD,0x7F,0xFF,0xFF, +0xFF,0x07,0xF1,0x1F,0xF4,0xA0,0x03,0xFC,0x00,0x00, +0x1F,0xFF,0x80,0x00,0x3F,0xFF,0xE0,0x00,0xFF,0xFF, +0xF0,0x01,0xFF,0xFF,0xF8,0x01,0xFF,0xFF,0xFC,0x03, +0xFE,0x03,0xFE,0x07,0xF8,0x01,0xFE,0x07,0xF0,0x00, +0x7E,0x07,0xE0,0x00,0x7F,0x0F,0xE0,0x00,0x3F,0x0F, +0xC0,0x00,0x3F,0x01,0xC0,0x00,0x3F,0x10,0x00,0x00, +0x07,0xE0,0x00,0x00,0x0F,0xC0,0x00,0x00,0x1F,0xC0, +0x00,0x00,0x3F,0x80,0x00,0x00,0xFF,0x00,0x00,0x1F, +0xFE,0x00,0x00,0x1F,0xFC,0x00,0x00,0x1F,0xF8,0x00, +0x00,0x1F,0xFF,0x00,0x00,0x1F,0xFF,0x80,0x00,0x18, +0xFF,0xC0,0x00,0x00,0x1F,0xE0,0x00,0x00,0x07,0xF0, +0x00,0x00,0x03,0xFA,0x00,0x00,0x00,0x3F,0x58,0x00, +0x00,0x03,0xF0,0xE0,0x00,0x03,0xF7,0xE0,0x00,0x03, +0xF7,0xF0,0x00,0x07,0xF7,0xF0,0x00,0x07,0xE3,0xF8, +0x00,0x0F,0xE3,0xFC,0x00,0x1F,0xC1,0xFE,0x00,0x3F, +0xC1,0xFF,0x80,0xFF,0x80,0xFF,0xFF,0xFF,0x00,0x7F, +0xFF,0xFE,0x00,0x3F,0xFF,0xFC,0x00,0x1F,0xFF,0xF8, +0x00,0x07,0xFF,0xE0,0x00,0x00,0xFF,0x00,0x00,0x08, +0x6F,0x08,0x04,0xA0,0x00,0x00,0x3E,0x00,0x00,0x00, +0x1F,0x80,0x00,0x00,0x0F,0xE0,0x40,0x00,0x00,0xFF, +0x00,0x00,0x00,0x7F,0xC0,0x00,0x00,0x3F,0xF0,0x20, +0x00,0x03,0xFF,0x80,0x00,0x01,0xFF,0xE0,0x40,0x00, +0x1F,0xFF,0x00,0x00,0x0F,0xEF,0xC0,0x00,0x07,0xF3, +0xF0,0x00,0x03,0xFC,0xFC,0x00,0x00,0xFE,0x3F,0x00, +0x00,0x7F,0x0F,0xC0,0x00,0x3F,0x83,0xF0,0x00,0x1F, +0xE0,0xFC,0x00,0x07,0xF0,0x3F,0x00,0x03,0xF8,0x0F, +0xC0,0x01,0xFC,0x03,0xF0,0x00,0xFF,0x00,0xFC,0x00, +0x3F,0x80,0x3F,0x00,0x1F,0xC0,0x0F,0xC0,0x0F,0xF0, +0x03,0xF0,0x03,0xF8,0x00,0xFC,0x01,0xFC,0x00,0x3F, +0x00,0xFE,0x00,0x0F,0xC0,0x7F,0x80,0x03,0xF0,0x33, +0xFF,0xFF,0xFF,0xFF,0xA0,0x00,0x00,0xFC,0x0A,0x00, +0x00,0x07,0xE0,0x00,0x07,0xF0,0x1F,0xF4,0xB0,0x07, +0xFF,0xFF,0xE2,0x81,0xFF,0xFF,0xFC,0x01,0xF8,0x00, +0x00,0x03,0xF8,0x00,0x00,0x50,0x7E,0x00,0x00,0x08, +0x1F,0xC0,0x00,0x00,0x1F,0x80,0x00,0x00,0x1F,0x83, +0xF8,0x00,0x1F,0x9F,0xFE,0x00,0x3F,0xBF,0xFF,0x80, +0x3F,0xFF,0xFF,0xC0,0x3F,0xFF,0xFF,0xE0,0x3F,0xFF, +0xFF,0xF0,0x3F,0xF0,0x1F,0xF8,0x7F,0xC0,0x07,0xF8, +0x7F,0x80,0x03,0xFC,0x7F,0x00,0x01,0xFC,0x0E,0x00, +0x00,0xFC,0x00,0x00,0x00,0xFF,0xA0,0x00,0x00,0x0F, +0xC0,0x00,0x00,0x0F,0xE3,0xF0,0x00,0x03,0xF3,0xF8, +0x00,0x03,0xF1,0xF8,0x00,0x07,0xE1,0xFC,0x00,0x0F, +0xE0,0xFE,0x00,0x1F,0xC0,0xFF,0x80,0x7F,0xC0,0x7F, +0xFF,0xFF,0x80,0x3F,0xFF,0xFF,0x00,0x1F,0xFF,0xFE, +0x00,0x0F,0xFF,0xFC,0x00,0x03,0xFF,0xF0,0x00,0x00, +0x7F,0x80,0x00,0x08,0x31,0x17,0xF4,0xA0,0x00,0x7F, +0x80,0x00,0x01,0xFF,0xF8,0x00,0x03,0xFF,0xFF,0x00, +0x03,0xFF,0xFF,0xC0,0x03,0xFF,0xFF,0xF0,0x03,0xFF, +0xFF,0xFC,0x03,0xFF,0x03,0xFE,0x01,0xFC,0x00,0x7F, +0x81,0xFC,0x00,0x1F,0xC0,0xFE,0x00,0x07,0xE0,0xFE, +0x00,0x03,0xF8,0x7E,0x00,0x00,0xFC,0x3F,0x00,0x00, +0x00,0xA7,0xE0,0x00,0x00,0x03,0xE0,0x1F,0xC0,0x03, +0xF0,0x7F,0xFC,0x01,0xF8,0x7F,0xFF,0x80,0xFC,0xFF, +0xFF,0xE0,0x7E,0xFF,0xFF,0xF8,0x3F,0x7F,0xFF,0xFE, +0x1F,0xFF,0x01,0xFF,0x8F,0xFC,0x00,0x3F,0xC7,0xFC, +0x00,0x0F,0xF3,0xFC,0x00,0x03,0xF9,0xFC,0x00,0x00, +0xFC,0xFE,0x00,0x00,0x7F,0xAF,0xC0,0x00,0x03,0xF9, +0x7C,0x00,0x00,0x3F,0x3F,0x00,0x00,0x3F,0x9F,0x80, +0x00,0x1F,0x87,0xE0,0x00,0x0F,0xC3,0xF0,0x00,0x0F, +0xE0,0xFC,0x00,0x0F,0xE0,0x7F,0x80,0x0F,0xF0,0x1F, +0xF0,0x1F,0xF1,0x00,0xFF,0xFF,0xFE,0x00,0x1F,0xFF, +0xFE,0x00,0x07,0xFF,0xFC,0x00,0x00,0xFF,0xFC,0x00, +0x00,0x0F,0xF0,0x00,0x07,0xEF,0x18,0x04,0xB7,0xFF, +0xFF,0xFF,0xFD,0xFF,0xFF,0xFF,0xF8,0x00,0x00,0x00, +0xF8,0x00,0x00,0x01,0xF0,0x00,0x00,0x03,0xE0,0x00, +0x00,0x07,0xC0,0x00,0x00,0x0F,0xC0,0x00,0x00,0x1F, +0x80,0x00,0x00,0x1F,0x00,0x00,0x00,0x3F,0x00,0x00, +0x00,0x7E,0x00,0x00,0x00,0x7C,0x00,0x00,0x00,0xFC, +0x02,0x00,0x00,0x3F,0x00,0x40,0x00,0x0F,0xC0,0x08, +0x00,0x03,0xF0,0x01,0x00,0x00,0xFC,0x00,0x20,0x00, +0x3F,0x00,0x04,0x80,0x0F,0xC0,0x00,0x90,0x03,0xF0, +0x00,0x14,0x00,0xFC,0x00,0x02,0xC0,0x3F,0x00,0x00, +0x58,0x0F,0xC0,0x00,0x00,0x07,0xF1,0x1F,0xF4,0xA0, +0x01,0xFF,0x00,0x00,0x07,0xFF,0xC0,0x00,0x1F,0xFF, +0xF0,0x00,0x3F,0xFF,0xF8,0x00,0x7F,0xFF,0xFC,0x00, +0xFF,0xFF,0xFE,0x01,0xFF,0x01,0xFF,0x01,0xFC,0x00, +0x7F,0x01,0xF8,0x00,0x3F,0x03,0xF8,0x00,0x3F,0x96, +0x7E,0x00,0x03,0xF0,0x7F,0x00,0x07,0xF0,0x3F,0x00, +0x07,0xE0,0x3F,0x80,0x0F,0xE0,0x1F,0xE0,0x3F,0xC0, +0x0F,0xFF,0xFF,0x80,0x07,0xFF,0xFF,0x00,0x01,0xFF, +0xFC,0x00,0x03,0xFF,0xFE,0x00,0x0F,0xFF,0xFF,0x80, +0x1F,0xFF,0xFF,0xC0,0x3F,0xE0,0x3F,0xE0,0x7F,0x80, +0x0F,0xF0,0x7E,0x00,0x07,0xF0,0xFE,0x00,0x03,0xF8, +0xFC,0x00,0x01,0xF9,0xFC,0x00,0x01,0xFF,0x3F,0x00, +0x00,0x1F,0xBF,0x80,0x00,0x3F,0x9F,0x80,0x00,0x3F, +0x1F,0x80,0x00,0x7F,0x1F,0xC0,0x00,0x7F,0x0F,0xF0, +0x01,0xFE,0x0F,0xFC,0x07,0xFE,0x07,0xFF,0xFF,0xFC, +0x03,0xFF,0xFF,0xF8,0x01,0xFF,0xFF,0xF0,0x00,0xFF, +0xFF,0xE0,0x00,0x3F,0xFF,0x80,0x00,0x07,0xFC,0x00, +0x00,0x07,0xF1,0x1F,0xF4,0xA0,0x01,0xFE,0x00,0x00, +0x0F,0xFF,0x80,0x00,0x3F,0xFF,0xE0,0x00,0x7F,0xFF, +0xF0,0x00,0xFF,0xFF,0xFC,0x01,0xFF,0xFF,0xFC,0x01, +0xFF,0x01,0xFE,0x03,0xFC,0x00,0x7F,0x07,0xF8,0x00, +0x3F,0x07,0xF0,0x00,0x1F,0x87,0xF0,0x00,0x0F,0x8F, +0xE0,0x00,0x0F,0xCF,0xE0,0x00,0x07,0xD1,0xF8,0x00, +0x00,0xFA,0xFF,0x00,0x00,0x1F,0xBF,0x80,0x00,0x3F, +0x9F,0x80,0x00,0x3F,0x9F,0xC0,0x00,0x7F,0x9F,0xE0, +0x00,0xFF,0x8F,0xF0,0x01,0xFF,0x8F,0xFC,0x07,0xFF, +0x87,0xFF,0xFF,0xDF,0x83,0xFF,0xFF,0xDF,0x81,0xFF, +0xFF,0x9F,0x80,0xFF,0xFE,0x1F,0x80,0x3F,0xFC,0x1F, +0x80,0x0F,0xE0,0x1F,0xD0,0x00,0x00,0x07,0xE0,0x00, +0x00,0x0F,0xC8,0x7E,0x00,0x01,0xF8,0x7F,0x00,0x03, +0xF0,0x3F,0x00,0x07,0xF0,0x3F,0x80,0x0F,0xE0,0x1F, +0xE0,0x3F,0xE0,0x1F,0xFF,0xFF,0xC0,0x0F,0xFF,0xFF, +0x80,0x07,0xFF,0xFF,0x00,0x03,0xFF,0xFE,0x00,0x01, +0xFF,0xF8,0x00,0x00,0x3F,0xC0,0x00,0x01,0xA3,0x30, +0x02,0x79,0xFE,0x81,0xA0,0x68,0x10,0x06,0x7E,0x01, +0xAD,0x37,0x62,0x79,0xFE,0x81,0xA0,0x68,0x10,0x06, +0x7F,0x43,0x8F,0x1C,0x79,0xE1,0xC1,0x00,0x07,0xE1, +0x20,0x74,0xE0,0x00,0x00,0x00,0x20,0x00,0x00,0x00, +0xE0,0x00,0x00,0x07,0xE0,0x00,0x00,0x1F,0xE0,0x00, +0x00,0x7F,0xE0,0x00,0x01,0xFF,0xE0,0x00,0x07,0xFF, +0xC0,0x00,0x3F,0xFE,0x00,0x00,0xFF,0xF8,0x00,0x03, +0xFF,0xE0,0x00,0x0F,0xFF,0x00,0x00,0x3F,0xFC,0x00, +0x01,0xFF,0xF0,0x00,0x07,0xFF,0x80,0x00,0x0F,0xFE, +0x00,0x00,0x0F,0xF0,0x00,0x00,0x0F,0xC0,0x00,0x00, +0x0F,0xF0,0x00,0x00,0x0F,0xFE,0x00,0x00,0x07,0xFF, +0x80,0x00,0x01,0xFF,0xF0,0x00,0x00,0x3F,0xFC,0x00, +0x00,0x0F,0xFF,0x00,0x00,0x03,0xFF,0xE0,0x00,0x00, +0xFF,0xF8,0x00,0x00,0x3F,0xFE,0x00,0x00,0x07,0xFF, +0xC0,0x00,0x01,0xFF,0xE0,0x00,0x00,0x7F,0xE0,0x00, +0x00,0x1F,0xE0,0x00,0x00,0x07,0xE0,0x00,0x00,0x00, +0xE0,0x00,0x00,0x00,0x20,0x08,0x14,0x18,0xE4,0xF9, +0xFF,0xFF,0xFF,0xFF,0xA0,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x0C,0xFF,0xFF,0xFF,0xFF,0x07,0xE1,0x20, +0x74,0xE8,0x00,0x00,0x00,0x0E,0x00,0x00,0x00,0x0F, +0xC0,0x00,0x00,0x0F,0xF0,0x00,0x00,0x0F,0xFC,0x00, +0x00,0x0F,0xFF,0x00,0x00,0x07,0xFF,0xC0,0x00,0x00, +0xFF,0xF8,0x00,0x00,0x3F,0xFE,0x00,0x00,0x0F,0xFF, +0x80,0x00,0x01,0xFF,0xE0,0x00,0x00,0x7F,0xF8,0x00, +0x00,0x1F,0xFF,0x00,0x00,0x03,0xFF,0xC0,0x00,0x00, +0xFF,0xE0,0x00,0x00,0x1F,0xE0,0x00,0x00,0x07,0xE0, +0x00,0x00,0x1F,0xE0,0x00,0x00,0xFF,0xE0,0x00,0x03, +0xFF,0xC0,0x00,0x1F,0xFF,0x00,0x00,0x7F,0xF8,0x00, +0x01,0xFF,0xE0,0x00,0x0F,0xFF,0x80,0x00,0x3F,0xFE, +0x00,0x00,0xFF,0xF8,0x00,0x07,0xFF,0xC0,0x00,0x0F, +0xFF,0x00,0x00,0x0F,0xFC,0x00,0x00,0x0F,0xF0,0x00, +0x00,0x0F,0xC0,0x00,0x00,0x0E,0x00,0x00,0x00,0x08, +0x00,0x00,0x00,0x00,0x07,0xF1,0x18,0x04,0xA0,0x01, +0xFF,0x00,0x00,0x0F,0xFF,0xE0,0x00,0x3F,0xFF,0xF8, +0x00,0x7F,0xFF,0xFC,0x00,0xFF,0xFF,0xFE,0x01,0xFF, +0xFF,0xFF,0x03,0xFF,0x01,0xFF,0x83,0xFC,0x00,0x7F, +0xC7,0xF8,0x00,0x3F,0xC7,0xF0,0x00,0x1F,0xC7,0xE0, +0x00,0x0F,0xEF,0xE0,0x00,0x0F,0xEF,0xE0,0x00,0x07, +0xEF,0xC0,0x00,0x07,0xE1,0xC0,0x00,0x07,0xF0,0x00, +0x00,0x00,0xFC,0x00,0x00,0x01,0xF8,0x00,0x00,0x03, +0xF8,0x00,0x00,0x07,0xF0,0x00,0x00,0x0F,0xF0,0x00, +0x00,0x1F,0xE0,0x00,0x00,0x3F,0xC0,0x00,0x00,0x7F, +0x80,0x00,0x00,0xFF,0x00,0x00,0x01,0xFE,0x00,0x00, +0x03,0xFC,0x00,0x00,0x07,0xF8,0x00,0x00,0x07,0xF0, +0x00,0x00,0x0F,0xE0,0x00,0x00,0x0F,0xC0,0x02,0x00, +0x03,0xF8,0x00,0x58,0x00,0x7E,0x00,0x0B,0x00,0x00, +0x00,0x01,0x80,0x01,0xF8,0x00,0x00,0x0F,0xBF,0x1F, +0x28,0x80,0x00,0x00,0x03,0xFF,0xC0,0x00,0x00,0x00, +0x00,0x00,0x7F,0xFF,0xF8,0x00,0x00,0x00,0x00,0x07, +0xFF,0xFF,0xFE,0x00,0x00,0x00,0x00,0x3F,0xFF,0xFF, +0xFF,0x00,0x00,0x00,0x01,0xFF,0xFF,0xFF,0xFF,0x80, +0x00,0x00,0x0F,0xFF,0xFF,0xFF,0xFF,0x80,0x00,0x00, +0x3F,0xFF,0x00,0x1F,0xFF,0x80,0x00,0x00,0xFF,0xF0, +0x00,0x03,0xFF,0x80,0x00,0x03,0xFF,0x00,0x00,0x00, +0xFF,0x80,0x00,0x0F,0xF8,0x00,0x00,0x00,0xFF,0x80, +0x00,0x3F,0xC0,0x00,0x00,0x00,0x7F,0x80,0x00,0xFF, +0x00,0x00,0x00,0x00,0x7F,0x80,0x01,0xFC,0x00,0x00, +0x00,0x00,0x7F,0x00,0x07,0xF0,0x00,0x7E,0x00,0x00, +0x7F,0x00,0x1F,0xC0,0x07,0xFF,0x03,0xF0,0x7E,0x00, +0x3F,0x00,0x1F,0xFF,0x87,0xE0,0x7E,0x00,0xFC,0x00, +0xFF,0xFF,0x9F,0x80,0x7C,0x01,0xF0,0x03,0xFF,0xFF, +0xBF,0x00,0xFC,0x07,0xE0,0x0F,0xFF,0xFF,0xFE,0x00, +0xF8,0x0F,0x80,0x3F,0xF0,0x7F,0xFC,0x01,0xF0,0x3F, +0x00,0xFF,0x80,0x3F,0xF8,0x03,0xE0,0x7C,0x01,0xFC, +0x00,0x3F,0xE0,0x07,0xE0,0xF8,0x07,0xF0,0x00,0x3F, +0xC0,0x07,0xC3,0xF0,0x0F,0xE0,0x00,0x7F,0x80,0x0F, +0x87,0xC0,0x3F,0x80,0x00,0x7F,0x00,0x1F,0x0F,0x80, +0x7E,0x00,0x00,0xFC,0x00,0x3E,0x1F,0x01,0xFC,0x00, +0x01,0xF8,0x00,0x7C,0x7E,0x03,0xF0,0x00,0x03,0xF0, +0x00,0xF8,0xF8,0x07,0xE0,0x00,0x07,0xE0,0x01,0xF1, +0xF0,0x1F,0xC0,0x00,0x0F,0x80,0x03,0xE3,0xE0,0x3F, +0x00,0x00,0x1F,0x00,0x0F,0xC7,0xC0,0x7E,0x00,0x00, +0x3E,0x00,0x1F,0x0F,0x80,0xFC,0x00,0x00,0xFC,0x00, +0x3E,0x1F,0x01,0xF8,0x00,0x01,0xF8,0x00,0xFC,0x3E, +0x03,0xF0,0x00,0x03,0xE0,0x01,0xF0,0x7C,0x07,0xE0, +0x00,0x0F,0xC0,0x07,0xE0,0xF8,0x0F,0xC0,0x00,0x1F, +0x80,0x0F,0x81,0xF0,0x1F,0x80,0x00,0x7F,0x00,0x3F, +0x03,0xE0,0x3F,0x80,0x01,0xFC,0x00,0xFC,0x07,0xE0, +0x3F,0x00,0x07,0xF8,0x03,0xF8,0x07,0xC0,0x7F,0x00, +0x1F,0xF0,0x0F,0xE0,0x0F,0x80,0xFF,0x00,0x7F,0xE0, +0x7F,0x80,0x1F,0x80,0xFF,0x83,0xFF,0xE3,0xFE,0x00, +0x3F,0x00,0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x3E,0x01, +0xFF,0xFF,0xBF,0xFF,0xE0,0x00,0x7E,0x01,0xFF,0xFE, +0x7F,0xFF,0x80,0x00,0x7E,0x01,0xFF,0xF8,0x7F,0xFE, +0x00,0x00,0xFC,0x00,0xFF,0xC0,0xFF,0xF0,0x00,0x00, +0xFC,0x00,0x7E,0x00,0x7F,0x00,0x0F,0xC1,0xFC,0x00, +0x00,0x00,0x00,0x00,0x3F,0x01,0xFC,0x00,0x00,0x00, +0x00,0x00,0xFE,0x03,0xFC,0x00,0x00,0x00,0x00,0x07, +0xF8,0x03,0xFE,0x00,0x00,0x00,0x00,0x1F,0xE0,0x03, +0xFF,0x00,0x00,0x00,0x00,0xFF,0x80,0x03,0xFF,0x80, +0x00,0x00,0x07,0xFE,0x00,0x03,0xFF,0xE0,0x00,0x00, +0x7F,0xF8,0x00,0x03,0xFF,0xFC,0x00,0x0F,0xFF,0xE0, +0x00,0x01,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x00,0x01, +0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x00,0x00,0xFF,0xFF, +0xFF,0xFF,0xE0,0x00,0x00,0x00,0x3F,0xFF,0xFF,0xFF, +0x00,0x00,0x00,0x00,0x0F,0xFF,0xFF,0xF0,0x00,0x00, +0x00,0x00,0x00,0xFF,0xFC,0x00,0x00,0x00,0x0B,0x70, +0xF8,0x05,0xB0,0x00,0x00,0x7F,0xC0,0x00,0x09,0x00, +0x00,0x7F,0xF0,0x00,0x00,0x00,0x03,0xFF,0xE0,0x00, +0x00,0x00,0x0F,0xDF,0x80,0x00,0x40,0x00,0x0F,0xEF, +0xE0,0x00,0x00,0x00,0x3F,0x1F,0x80,0x00,0x00,0x01, +0xFC,0x7F,0x00,0x00,0x00,0x07,0xE1,0xFC,0x00,0x08, +0x00,0x07,0xF0,0x7F,0x00,0x00,0x00,0x1F,0x80,0xFC, +0x00,0x10,0x00,0x1F,0xC0,0x7F,0x00,0x00,0x00,0x7E, +0x00,0xFC,0x00,0x20,0x00,0x7F,0x00,0x7F,0x00,0x10, +0x00,0x7F,0x00,0x1F,0xC0,0x00,0x01,0xF8,0x00,0x3F, +0x00,0x20,0x01,0xFC,0x00,0x1F,0xC0,0x10,0x01,0xFC, +0x00,0x07,0xF0,0x00,0x07,0xFF,0xFF,0xFF,0xC0,0x20, +0x07,0xFF,0xFF,0xFF,0xF0,0x12,0x07,0xFF,0xFF,0xFF, +0xFC,0x08,0x07,0xF0,0x00,0x00,0x7F,0x00,0x3F,0xC0, +0x00,0x01,0xFE,0x10,0x1F,0xC0,0x00,0x00,0x7F,0x00, +0xFF,0x00,0x00,0x01,0xFE,0x20,0x7F,0x00,0x00,0x00, +0x7F,0x10,0x7F,0x00,0x00,0x00,0x1F,0xC3,0xFC,0x00, +0x00,0x00,0x7F,0xA1,0xFC,0x00,0x00,0x00,0x1F,0xCF, +0xF0,0x00,0x00,0x00,0x7F,0xBF,0x80,0x00,0x00,0x00, +0xFE,0x09,0x70,0x28,0x05,0xAF,0xFF,0xFF,0xF0,0x00, +0x3F,0xFF,0xFF,0xFC,0x00,0xFF,0xFF,0xFF,0xFC,0x03, +0xFF,0xFF,0xFF,0xF8,0x0F,0xFF,0xFF,0xFF,0xF0,0x3F, +0xFF,0xFF,0xFF,0xE0,0xFE,0x00,0x01,0xFF,0x83,0xF8, +0x00,0x01,0xFF,0x0F,0xE0,0x00,0x03,0xFC,0x3F,0x80, +0x00,0x07,0xF9,0x7F,0xC0,0x00,0x01,0xFC,0x7F,0x00, +0x00,0x07,0xE1,0xFC,0x00,0x00,0x3F,0x87,0xF0,0x00, +0x01,0xFC,0x1F,0xC0,0x00,0x0F,0xF0,0x7F,0x00,0x00, +0xFF,0x81,0xFF,0xFF,0xFF,0xF8,0x08,0xFF,0xFF,0xFF, +0xF8,0x03,0xFF,0xFF,0xFF,0xF8,0x0F,0xFF,0xFF,0xFF, +0xF8,0x3F,0xFF,0xFF,0xFF,0xF0,0xFE,0x00,0x00,0xFF, +0xE3,0xF8,0x00,0x00,0xFF,0x8F,0xE0,0x00,0x00,0xFF, +0x3F,0x80,0x00,0x01,0xFC,0xFE,0x00,0x00,0x07,0xFE, +0x7F,0x00,0x00,0x01,0xFD,0xFC,0x00,0x00,0x0F,0xF7, +0xF0,0x00,0x00,0x3F,0x9F,0xC0,0x00,0x01,0xFE,0x7F, +0x00,0x00,0x0F,0xF1,0xFC,0x00,0x01,0xFF,0xC7,0xFF, +0xFF,0xFF,0xFE,0x1F,0xFF,0xFF,0xFF,0xF0,0x7F,0xFF, +0xFF,0xFF,0x81,0xFF,0xFF,0xFF,0xFC,0x07,0xFF,0xFF, +0xFF,0xC0,0x1F,0xFF,0xFF,0xF0,0x00,0x0A,0xB2,0x1F, +0xF6,0x00,0x00,0x07,0xFE,0x00,0x00,0x00,0x07,0xFF, +0xF8,0x00,0x00,0x03,0xFF,0xFF,0xC0,0x00,0x01,0xFF, +0xFF,0xFE,0x00,0x00,0xFF,0xFF,0xFF,0xE0,0x00,0x3F, +0xFF,0xFF,0xFE,0x00,0x0F,0xFF,0x00,0xFF,0xE0,0x03, +0xFF,0x00,0x07,0xFE,0x00,0x7F,0x80,0x00,0x3F,0xC0, +0x1F,0xE0,0x00,0x03,0xFC,0x07,0xF8,0x00,0x00,0x7F, +0xC0,0xFE,0x00,0x00,0x07,0xF8,0x3F,0xC0,0x00,0x00, +0x7F,0x07,0xF0,0x00,0x00,0x0F,0xF0,0xFE,0x00,0x00, +0x00,0xFC,0x3F,0x80,0x00,0x00,0x18,0x12,0xFE,0x00, +0x00,0x00,0x00,0x6F,0xF0,0x00,0x00,0x00,0x01,0x7F, +0xC0,0x00,0x00,0x00,0x01,0xFC,0x00,0x00,0x00,0x00, +0x3F,0x80,0x00,0x00,0x0C,0x07,0xF0,0x00,0x00,0x01, +0xFC,0xFE,0x00,0x00,0x00,0x7F,0xC1,0xFC,0x00,0x00, +0x01,0xFC,0x3F,0xC0,0x00,0x00,0x7F,0x83,0xF8,0x00, +0x00,0x1F,0xE0,0x7F,0x80,0x00,0x03,0xFC,0x07,0xF8, +0x00,0x00,0xFF,0x00,0x7F,0x80,0x00,0x3F,0xE0,0x0F, +0xFC,0x00,0x1F,0xF8,0x00,0xFF,0xF0,0x1F,0xFE,0x00, +0x0F,0xFF,0xFF,0xFF,0x80,0x00,0xFF,0xFF,0xFF,0xE0, +0x00,0x0F,0xFF,0xFF,0xF8,0x00,0x00,0x7F,0xFF,0xFC, +0x00,0x00,0x03,0xFF,0xFE,0x00,0x00,0x00,0x07,0xFE, +0x00,0x00,0x0A,0x30,0x28,0x06,0x0F,0xFF,0xFF,0xF0, +0x00,0x07,0xFF,0xFF,0xFF,0x80,0x03,0xFF,0xFF,0xFF, +0xF0,0x01,0xFF,0xFF,0xFF,0xFE,0x00,0xFF,0xFF,0xFF, +0xFF,0x80,0x7F,0xFF,0xFF,0xFF,0xE0,0x3F,0x80,0x00, +0x7F,0xF8,0x1F,0xC0,0x00,0x07,0xFC,0x0F,0xE0,0x00, +0x01,0xFF,0x07,0xF0,0x00,0x00,0x7F,0xC3,0xF8,0x00, +0x00,0x1F,0xE1,0xFC,0x00,0x00,0x07,0xF9,0x1F,0xC0, +0x00,0x00,0x3F,0x95,0xFC,0x00,0x00,0x01,0xFD,0xBF, +0xC0,0x00,0x00,0x0F,0xF7,0xFC,0x00,0x00,0x00,0xFF, +0x3F,0xC0,0x00,0x00,0x1F,0xCF,0xE0,0x00,0x00,0x1F, +0xE8,0xFE,0x00,0x00,0x01,0xFC,0x7F,0x00,0x00,0x01, +0xFE,0x47,0xF0,0x00,0x00,0x3F,0xC3,0xF8,0x00,0x00, +0x7F,0xC1,0xFC,0x00,0x00,0x7F,0xC0,0xFE,0x00,0x01, +0xFF,0xE0,0x7F,0xFF,0xFF,0xFF,0xE0,0x3F,0xFF,0xFF, +0xFF,0xE0,0x1F,0xFF,0xFF,0xFF,0xC0,0x0F,0xFF,0xFF, +0xFF,0xC0,0x07,0xFF,0xFF,0xFF,0x80,0x03,0xFF,0xFF, +0xFC,0x00,0x00,0x09,0x30,0x28,0x05,0xB9,0xFF,0xFF, +0xFF,0xFF,0xDB,0xFC,0x00,0x00,0x00,0x1B,0xFC,0x00, +0x00,0x00,0x19,0xFF,0xFF,0xFF,0xFF,0x1B,0xFC,0x00, +0x00,0x00,0x1B,0xFC,0x00,0x00,0x00,0x11,0xFC,0x00, +0x00,0x00,0x19,0xFF,0xFF,0xFF,0xFF,0xE0,0x08,0x70, +0x28,0x05,0x39,0xFF,0xFF,0xFF,0xFF,0xDF,0xE0,0x00, +0x00,0x06,0xFF,0x00,0x00,0x00,0x33,0xFF,0xFF,0xFF, +0xE1,0xBF,0xC0,0x00,0x00,0x0D,0xFE,0x00,0x00,0x00, +0x6F,0xF0,0x00,0x00,0x01,0xFC,0x00,0x00,0x00,0x0B, +0x72,0x1F,0xF6,0x80,0x00,0x01,0xFF,0xC0,0x00,0x00, +0x00,0x7F,0xFF,0xE0,0x00,0x00,0x0F,0xFF,0xFF,0xE0, +0x00,0x00,0x7F,0xFF,0xFF,0xE0,0x00,0x07,0xFF,0xFF, +0xFF,0xC0,0x00,0x3F,0xFF,0xFF,0xFF,0x80,0x01,0xFF, +0xE0,0x0F,0xFF,0x00,0x0F,0xFC,0x00,0x07,0xFE,0x00, +0x7F,0xE0,0x00,0x07,0xFC,0x03,0xFE,0x00,0x00,0x0F, +0xF0,0x0F,0xF0,0x00,0x00,0x1F,0xE0,0x7F,0x80,0x00, +0x00,0x3F,0x81,0xFC,0x00,0x00,0x00,0xFE,0x0F,0xF0, +0x00,0x00,0x01,0xFC,0x3F,0x80,0x00,0x00,0x07,0xF0, +0xFE,0x00,0x00,0x00,0x1F,0x14,0xFE,0x00,0x00,0x00, +0x00,0x0B,0xFE,0x00,0x00,0x00,0x00,0x06,0x7F,0x00, +0x00,0x3F,0xFF,0xFE,0x5F,0xC0,0x00,0x00,0x00,0xFE, +0x7F,0x80,0x00,0x00,0x03,0xF8,0xFE,0x00,0x00,0x00, +0x0F,0xE3,0xFC,0x00,0x00,0x00,0x3F,0x87,0xF0,0x00, +0x00,0x00,0xFE,0x1F,0xE0,0x00,0x00,0x03,0xF8,0x3F, +0xC0,0x00,0x00,0x0F,0xE0,0xFF,0x80,0x00,0x00,0xFF, +0x81,0xFF,0x80,0x00,0x07,0xFE,0x03,0xFF,0x80,0x00, +0xFF,0xF8,0x07,0xFF,0xC0,0x1F,0xFF,0xC0,0x0F,0xFF, +0xFF,0xFF,0xFC,0x00,0x1F,0xFF,0xFF,0xFF,0xE0,0x00, +0x1F,0xFF,0xFF,0xFE,0x00,0x00,0x1F,0xFF,0xFF,0xE0, +0x00,0x00,0x1F,0xFF,0xFC,0x00,0x00,0x00,0x07,0xFF, +0x00,0x00,0x09,0xB0,0x28,0x06,0x1B,0xFC,0x00,0x00, +0x03,0xFE,0xFF,0x00,0x00,0x00,0xFF,0x7F,0xC0,0x00, +0x00,0x3F,0xE7,0xFF,0xFF,0xFF,0xFF,0xFB,0xFC,0x00, +0x00,0x03,0xFE,0xFF,0x00,0x00,0x00,0xFF,0xBF,0xC0, +0x00,0x00,0x3F,0xC7,0xF0,0x00,0x00,0x0F,0xE0,0x01, +0xF0,0x30,0x02,0x7B,0xFF,0x7F,0xEF,0xFD,0xFF,0xBF, +0xF7,0xFE,0x7F,0x06,0xF1,0x17,0xF4,0x5A,0x00,0x00, +0x1F,0xF4,0x00,0x00,0x3F,0xE8,0x00,0x00,0x7F,0xD0, +0x00,0x00,0xFF,0x80,0x00,0x01,0xFC,0x3C,0x00,0x1F, +0xE7,0xF8,0x00,0x3F,0xBF,0xC0,0x03,0xFB,0xFC,0x00, +0x7F,0x1F,0xC0,0x07,0xF1,0xFE,0x00,0xFF,0x1F,0xF8, +0x3F,0xE0,0xFF,0xFF,0xFE,0x0F,0xFF,0xFF,0xC0,0x7F, +0xFF,0xF8,0x03,0xFF,0xFF,0x00,0x0F,0xFF,0xC0,0x00, +0x1F,0xF0,0x00,0x0A,0x30,0x28,0x05,0xAF,0xE0,0x00, +0x00,0x7F,0xC7,0xF0,0x00,0x00,0x7F,0xC3,0xF8,0x00, +0x00,0x7F,0xC1,0xFC,0x00,0x00,0x7F,0xC0,0xFE,0x00, +0x00,0x7F,0xC0,0x7F,0x00,0x00,0x7F,0xC0,0x3F,0x80, +0x00,0x7F,0xC0,0x1F,0xC0,0x00,0x7F,0xC0,0x0F,0xE0, +0x00,0x7F,0xC0,0x07,0xF0,0x00,0x7F,0xC0,0x03,0xF8, +0x00,0x7F,0xC0,0x01,0xFC,0x00,0xFF,0xC0,0x00,0xFE, +0x00,0xFF,0xC0,0x00,0x7F,0x00,0xFF,0xC0,0x00,0x3F, +0x80,0xFF,0xC0,0x00,0x1F,0xC0,0xFF,0xC0,0x00,0x0F, +0xE0,0xFF,0xC0,0x00,0x07,0xF0,0xFF,0xC0,0x00,0x03, +0xF8,0xFF,0xC0,0x00,0x01,0xFC,0xFF,0xC0,0x00,0x00, +0xFE,0xFF,0xE0,0x00,0x00,0x7F,0xFF,0xF8,0x00,0x00, +0x3F,0xFF,0xFE,0x00,0x00,0x23,0xFF,0xFF,0xF0,0x00, +0x01,0xFF,0xF3,0xFC,0x00,0x00,0xFF,0xF1,0xFF,0x00, +0x00,0x7F,0xF0,0x7F,0xC0,0x00,0x3F,0xF0,0x1F,0xE0, +0x00,0x1F,0xF0,0x07,0xF8,0x00,0x0F,0xF0,0x03,0xFE, +0x00,0x07,0xF0,0x00,0xFF,0x80,0x03,0xF8,0x00,0x3F, +0xC0,0x01,0xFC,0x00,0x0F,0xF0,0x00,0xFE,0x00,0x07, +0xFC,0x00,0x7F,0x00,0x01,0xFF,0x00,0x3F,0x80,0x00, +0x7F,0x80,0x1F,0xC0,0x00,0x1F,0xE0,0x0F,0xE0,0x00, +0x0F,0xF8,0x07,0xF0,0x00,0x03,0xFE,0x03,0xF8,0x00, +0x00,0xFF,0x01,0xFC,0x00,0x00,0x3F,0xC0,0xFE,0x00, +0x00,0x1F,0xF0,0x7F,0x00,0x00,0x07,0xFC,0x3F,0x80, +0x00,0x01,0xFE,0x1F,0xC0,0x00,0x00,0x7F,0x8F,0xE0, +0x00,0x00,0x3F,0xE7,0xF0,0x00,0x00,0x0F,0xF8,0x07, +0xB0,0x28,0x04,0xBB,0xFC,0x00,0x00,0x06,0xFF,0x00, +0x00,0x01,0xBF,0xC0,0x00,0x00,0x6F,0xF0,0x00,0x00, +0x1B,0xFC,0x00,0x00,0x06,0xFF,0x00,0x00,0x01,0x9F, +0xFF,0xFF,0xFF,0x80,0x0B,0xF0,0x20,0x06,0xEF,0xFE, +0x00,0x00,0x00,0xFF,0xF3,0xFF,0xE0,0x00,0x00,0x3F, +0xFE,0x7F,0xFE,0x00,0x00,0x0F,0xFF,0xBF,0xFF,0x00, +0x00,0x1F,0xFF,0xCF,0xF7,0xE0,0x00,0x03,0xF7,0xF9, +0xFE,0x7E,0x00,0x00,0xFC,0xFF,0x3F,0xC7,0xE0,0x00, +0x3F,0x1F,0xDF,0xC7,0xF0,0x00,0x7F,0x1F,0xE7,0xF8, +0x7E,0x00,0x0F,0xC3,0xFC,0xFF,0x07,0xE0,0x03,0xF0, +0x7F,0x9F,0xE0,0x7E,0x00,0xFC,0x0F,0xEF,0xE0,0x7F, +0x01,0xFC,0x0F,0xF3,0xFC,0x07,0xE0,0x3F,0x01,0xFE, +0x7F,0x80,0x7E,0x0F,0xC0,0x3F,0xBF,0x80,0x7F,0x1F, +0xC0,0x3F,0xC7,0xF0,0x07,0xE3,0xF0,0x07,0xF7,0xF0, +0x07,0xE7,0xF0,0x07,0xF9,0xFE,0x00,0x7E,0xFC,0x00, +0xFF,0x5F,0xC0,0x07,0xFF,0x00,0x1F,0xE7,0xF8,0x00, +0x7F,0xC0,0x03,0xF8,0x09,0xB0,0x28,0x06,0x11,0xFE, +0x00,0x00,0x03,0xFB,0xFE,0x00,0x00,0x07,0xF8,0xFF, +0xC0,0x00,0x01,0xFD,0xFF,0xC0,0x00,0x03,0xFC,0x7F, +0xF8,0x00,0x00,0xFE,0xFF,0xF8,0x00,0x01,0xFE,0x3F, +0xFF,0x00,0x00,0x7F,0x7F,0xFF,0x00,0x00,0xFE,0xFF, +0xFF,0x00,0x01,0xFD,0xFD,0xFE,0x00,0x03,0xFB,0xFB, +0xFE,0x00,0x07,0xF7,0xF3,0xFE,0x00,0x0F,0xEF,0xE3, +0xFC,0x00,0x1F,0xDF,0xC7,0xFC,0x00,0x3F,0xBF,0x87, +0xFC,0x00,0x7F,0x7F,0x07,0xF8,0x00,0xFE,0xFE,0x0F, +0xF8,0x01,0xFD,0xFC,0x0F,0xF8,0x03,0xFB,0xF8,0x0F, +0xF0,0x07,0xF7,0xF0,0x1F,0xF0,0x0F,0xEF,0xE0,0x1F, +0xF0,0x1F,0xDF,0xC0,0x1F,0xE0,0x3F,0xBF,0x80,0x3F, +0xE0,0x7F,0x7F,0x00,0x3F,0xE0,0xFE,0xFE,0x00,0x3F, +0xC1,0xFD,0xFC,0x00,0x7F,0xC3,0xFB,0xF8,0x00,0x7F, +0xC7,0xF7,0xF0,0x00,0x7F,0x8F,0xEF,0xE0,0x00,0xFF, +0x9F,0xDF,0xC0,0x00,0xFF,0xBF,0xBF,0x80,0x00,0xFF, +0x7F,0x7F,0x00,0x01,0xFF,0xFE,0xFE,0x00,0x01,0xFF, +0xFE,0x3F,0x80,0x00,0x3F,0xFF,0x7F,0x00,0x00,0x3F, +0xFF,0x1F,0xC0,0x00,0x07,0xFF,0xBF,0x80,0x00,0x07, +0xFF,0x8F,0xE0,0x00,0x00,0xFF,0xDF,0xC0,0x00,0x00, +0xFF,0xC7,0xF0,0x00,0x00,0x1F,0xE0,0x0B,0xB2,0x1F, +0xF6,0x80,0x00,0x03,0xFF,0x00,0x00,0x00,0x00,0x7F, +0xFF,0xC0,0x00,0x00,0x03,0xFF,0xFF,0xF0,0x00,0x00, +0x1F,0xFF,0xFF,0xF0,0x00,0x00,0x7F,0xFF,0xFF,0xF8, +0x00,0x01,0xFF,0xFF,0xFF,0xF8,0x00,0x07,0xFF,0x80, +0x7F,0xF8,0x00,0x1F,0xF8,0x00,0x1F,0xF8,0x00,0x7F, +0xC0,0x00,0x0F,0xF8,0x01,0xFF,0x00,0x00,0x0F,0xF8, +0x03,0xFC,0x00,0x00,0x0F,0xF0,0x0F,0xF0,0x00,0x00, +0x0F,0xF0,0x1F,0xC0,0x00,0x00,0x0F,0xE0,0x7F,0x80, +0x00,0x00,0x1F,0xE0,0xFE,0x00,0x00,0x00,0x1F,0xC3, +0xFC,0x00,0x00,0x00,0x3F,0xD2,0xFE,0x00,0x00,0x00, +0x07,0xF3,0xF8,0x00,0x00,0x00,0x0F,0xFD,0xFE,0x00, +0x00,0x00,0x01,0xFE,0x7F,0x80,0x00,0x00,0x00,0x7F, +0x7F,0x00,0x00,0x00,0x01,0xFF,0x2F,0xE0,0x00,0x00, +0x00,0x7F,0x1F,0xE0,0x00,0x00,0x01,0xFE,0x1F,0xC0, +0x00,0x00,0x03,0xF8,0x3F,0xC0,0x00,0x00,0x0F,0xF0, +0x3F,0x80,0x00,0x00,0x1F,0xC0,0x7F,0x80,0x00,0x00, +0x7F,0x80,0x7F,0x80,0x00,0x01,0xFE,0x00,0xFF,0x80, +0x00,0x07,0xFC,0x00,0xFF,0x80,0x00,0x1F,0xF0,0x00, +0xFF,0xC0,0x00,0xFF,0xC0,0x00,0xFF,0xF0,0x0F,0xFF, +0x00,0x00,0xFF,0xFF,0xFF,0xFC,0x00,0x00,0xFF,0xFF, +0xFF,0xF0,0x00,0x00,0x7F,0xFF,0xFF,0xC0,0x00,0x00, +0x7F,0xFF,0xFE,0x00,0x00,0x00,0x3F,0xFF,0xE0,0x00, +0x00,0x00,0x07,0xFE,0x00,0x00,0x00,0x09,0x70,0x28, +0x05,0xAF,0xFF,0xFF,0xFC,0x00,0x3F,0xFF,0xFF,0xFE, +0x00,0xFF,0xFF,0xFF,0xFE,0x03,0xFF,0xFF,0xFF,0xFE, +0x11,0xFF,0xFF,0xFF,0xFF,0x87,0xF0,0x00,0x03,0xFF, +0x1F,0xC0,0x00,0x03,0xFE,0x7F,0x00,0x00,0x07,0xF9, +0xFC,0x00,0x00,0x0F,0xE7,0xF0,0x00,0x00,0x3F,0xF7, +0xF8,0x00,0x00,0x0F,0xF1,0xFC,0x00,0x00,0x0F,0xE7, +0xF0,0x00,0x00,0x7F,0x9F,0xC0,0x00,0x07,0xFC,0x7F, +0x00,0x00,0x7F,0xF1,0xFF,0xFF,0xFF,0xFF,0x87,0xFF, +0xFF,0xFF,0xFC,0x1F,0xFF,0xFF,0xFF,0xE0,0x7F,0xFF, +0xFF,0xFF,0x01,0xFF,0xFF,0xFF,0xF0,0x07,0xFF,0xFF, +0xFC,0x00,0x37,0xF8,0x00,0x00,0x00,0x1B,0xFC,0x00, +0x00,0x00,0x0B,0xFE,0x00,0x00,0x00,0x00,0x0B,0xB5, +0x1F,0xC6,0x80,0x00,0x03,0xFE,0x00,0x00,0x00,0x00, +0x7F,0xFF,0xC0,0x00,0x00,0x03,0xFF,0xFF,0xE0,0x00, +0x00,0x1F,0xFF,0xFF,0xF0,0x00,0x00,0x7F,0xFF,0xFF, +0xF0,0x00,0x01,0xFF,0xFF,0xFF,0xF0,0x00,0x07,0xFF, +0x80,0xFF,0xF0,0x00,0x1F,0xF8,0x00,0x3F,0xF0,0x00, +0x7F,0xC0,0x00,0x1F,0xF0,0x01,0xFF,0x00,0x00,0x1F, +0xF0,0x03,0xFC,0x00,0x00,0x1F,0xE0,0x0F,0xF0,0x00, +0x00,0x1F,0xE0,0x1F,0xC0,0x00,0x00,0x1F,0xC0,0x7F, +0x00,0x00,0x00,0x3F,0xC0,0xFE,0x00,0x00,0x00,0x3F, +0x83,0xFC,0x00,0x00,0x00,0x7F,0x92,0xFE,0x00,0x00, +0x00,0x0F,0xE3,0xF8,0x00,0x00,0x00,0x1F,0xED,0xFE, +0x00,0x00,0x00,0x03,0xFA,0x7F,0x80,0x00,0x00,0x00, +0xFE,0x7F,0x00,0x00,0x00,0x03,0xF9,0x2F,0xE0,0x00, +0x00,0x00,0xFE,0x1F,0xE0,0x00,0x00,0x03,0xF8,0x1F, +0xC0,0x00,0x00,0x07,0xF0,0x3F,0xC0,0x00,0xE0,0x1F, +0xE0,0x3F,0x80,0x03,0xF0,0x3F,0x80,0x7F,0x80,0x07, +0xF8,0xFF,0x00,0x7F,0x80,0x0F,0xFB,0xFC,0x00,0xFF, +0x80,0x0F,0xFF,0xF0,0x00,0xFF,0x80,0x07,0xFF,0xC0, +0x00,0xFF,0xC0,0x03,0xFF,0x00,0x00,0xFF,0xE0,0x1F, +0xFC,0x00,0x00,0xFF,0xFF,0xFF,0xFE,0x00,0x00,0xFF, +0xFF,0xFF,0xFE,0x00,0x00,0xFF,0xFF,0xFF,0xFF,0x00, +0x00,0x7F,0xFF,0xFD,0xFF,0x80,0x00,0x3F,0xFF,0xE1, +0xFF,0xC0,0x00,0x0F,0xFC,0x00,0xFF,0x80,0x00,0x00, +0x00,0x00,0x7E,0x00,0x00,0x00,0x00,0x00,0x3C,0x00, +0x00,0x00,0x00,0x00,0x10,0x0A,0xB0,0x28,0x06,0x0F, +0xFF,0xFF,0xFF,0x00,0x01,0xFF,0xFF,0xFF,0xFC,0x00, +0x3F,0xFF,0xFF,0xFF,0xE0,0x07,0xFF,0xFF,0xFF,0xFE, +0x00,0xFF,0xFF,0xFF,0xFF,0xE0,0x1F,0xFF,0xFF,0xFF, +0xFE,0x03,0xF8,0x00,0x00,0xFF,0xC0,0x7F,0x00,0x00, +0x07,0xFC,0x0F,0xE0,0x00,0x00,0x7F,0x82,0x3F,0x80, +0x00,0x00,0xFF,0x0B,0xFE,0x00,0x00,0x01,0xFC,0x1F, +0xC0,0x00,0x00,0x7F,0x83,0xF8,0x00,0x00,0x0F,0xE0, +0x7F,0x00,0x00,0x03,0xFC,0x0F,0xE0,0x00,0x00,0xFF, +0x01,0xFC,0x00,0x00,0xFF,0xE0,0x3F,0xFF,0xFF,0xFF, +0xF8,0x07,0xFF,0xFF,0xFF,0xFE,0x00,0xFF,0xFF,0xFF, +0xFF,0x00,0x1F,0xFF,0xFF,0xFF,0xC0,0x03,0xFF,0xFF, +0xFF,0xC0,0x00,0x7F,0xFF,0xFF,0xE0,0x00,0x0F,0xE0, +0x01,0xFF,0x00,0x01,0xFC,0x00,0x0F,0xF0,0x00,0x3F, +0x80,0x00,0xFF,0x00,0x07,0xF0,0x00,0x0F,0xF0,0x01, +0x1F,0xC0,0x00,0x1F,0xE0,0x03,0xF8,0x00,0x01,0xFE, +0x00,0x8F,0xE0,0x00,0x03,0xFC,0x01,0xFC,0x00,0x00, +0x3F,0xC0,0x47,0xF0,0x00,0x00,0x7F,0x81,0x1F,0xC0, +0x00,0x00,0xFF,0x03,0xF8,0x00,0x00,0x0F,0xF0,0x8F, +0xE0,0x00,0x00,0x1F,0xE1,0xFC,0x00,0x00,0x01,0xFE, +0x47,0xF0,0x00,0x00,0x03,0xFC,0xFE,0x00,0x00,0x00, +0x3F,0xC0,0x09,0xB2,0x1F,0xF5,0xA0,0x00,0x3F,0xF0, +0x00,0x00,0x03,0xFF,0xFE,0x00,0x00,0x3F,0xFF,0xFF, +0x00,0x00,0xFF,0xFF,0xFF,0x80,0x03,0xFF,0xFF,0xFF, +0x80,0x0F,0xFF,0xFF,0xFF,0x80,0x3F,0xF8,0x03,0xFF, +0x80,0xFF,0x80,0x01,0xFF,0x01,0xFE,0x00,0x01,0xFF, +0x03,0xF8,0x00,0x01,0xFE,0x0F,0xF0,0x00,0x01,0xFC, +0x1F,0xC0,0x00,0x03,0xFD,0x07,0xF0,0x00,0x00,0x7F, +0x41,0xFC,0x00,0x00,0x00,0x03,0xFC,0x00,0x00,0x00, +0x03,0xFC,0x00,0x00,0x00,0x07,0xFC,0x00,0x00,0x00, +0x07,0xFF,0x00,0x00,0x00,0x07,0xFF,0xE0,0x00,0x00, +0x07,0xFF,0xF8,0x00,0x00,0x07,0xFF,0xFF,0x00,0x00, +0x07,0xFF,0xFF,0xC0,0x00,0x01,0xFF,0xFF,0xE0,0x00, +0x00,0xFF,0xFF,0xF0,0x00,0x00,0x1F,0xFF,0xF0,0x00, +0x00,0x07,0xFF,0xF0,0x00,0x00,0x00,0xFF,0xF0,0x00, +0x00,0x00,0x3F,0xE0,0x00,0x00,0x00,0x3F,0xE0,0x00, +0x00,0x00,0x1F,0xC0,0x00,0x00,0x00,0x3F,0xE7,0xF8, +0x00,0x00,0x07,0xF7,0xF8,0x00,0x00,0x0F,0xE7,0xF0, +0x00,0x00,0x1F,0xCF,0xF0,0x00,0x00,0x3F,0x9F,0xE0, +0x00,0x00,0xFE,0x1F,0xE0,0x00,0x03,0xFC,0x3F,0xE0, +0x00,0x0F,0xF8,0x3F,0xF0,0x00,0x3F,0xE0,0x3F,0xFC, +0x03,0xFF,0x80,0x7F,0xFF,0xFF,0xFF,0x00,0x3F,0xFF, +0xFF,0xFC,0x00,0x3F,0xFF,0xFF,0xE0,0x00,0x3F,0xFF, +0xFF,0x80,0x00,0x0F,0xFF,0xFC,0x00,0x00,0x03,0xFF, +0x80,0x00,0x09,0xF0,0x08,0x05,0x39,0xFF,0xFF,0xFF, +0xFF,0xFF,0x40,0x00,0x3F,0x80,0x00,0x68,0x00,0x07, +0xF0,0x00,0x0D,0x00,0x00,0xFE,0x00,0x01,0xA0,0x00, +0x1F,0xC0,0x00,0x34,0x00,0x03,0xF8,0x00,0x06,0x80, +0x00,0x7F,0x00,0x00,0x09,0xB1,0x2F,0xF6,0x1B,0xFC, +0x00,0x00,0x03,0xFE,0xFF,0x00,0x00,0x00,0xFF,0xBF, +0xC0,0x00,0x00,0x3F,0xEF,0xF0,0x00,0x00,0x0F,0xF9, +0xFC,0x00,0x00,0x03,0xFB,0xF8,0x00,0x00,0x0F,0xF9, +0x7F,0x00,0x00,0x03,0xF8,0xFF,0x00,0x00,0x0F,0xF0, +0xFF,0x00,0x00,0x3F,0xC1,0xFF,0x00,0x00,0xFF,0x81, +0xFF,0x00,0x03,0xFE,0x03,0xFF,0xC0,0x3F,0xFC,0x03, +0xFF,0xFF,0xFF,0xF0,0x03,0xFF,0xFF,0xFF,0xC0,0x03, +0xFF,0xFF,0xFF,0x00,0x01,0xFF,0xFF,0xF8,0x00,0x00, +0xFF,0xFF,0xC0,0x00,0x00,0x3F,0xF8,0x00,0x00,0x0B, +0x70,0x00,0x05,0xAF,0xE0,0x00,0x00,0x00,0x3F,0xBF, +0xC0,0x00,0x00,0x01,0xFF,0x0F,0xE0,0x00,0x00,0x00, +0xFE,0x3F,0xC0,0x00,0x00,0x07,0xFA,0x0F,0xE0,0x00, +0x00,0x03,0xF8,0x1F,0xC0,0x00,0x00,0x1F,0xE0,0x7F, +0x00,0x00,0x00,0x7F,0x01,0xFE,0x00,0x00,0x03,0xFC, +0x40,0x7F,0x00,0x00,0x01,0xFC,0x01,0xFE,0x00,0x00, +0x0F,0xF0,0x80,0x7F,0x00,0x00,0x07,0xF0,0x40,0x1F, +0xC0,0x00,0x07,0xF0,0x00,0x7F,0x80,0x00,0x3F,0xC0, +0x80,0x1F,0xC0,0x00,0x1F,0xC0,0x48,0x07,0xF0,0x00, +0x1F,0xC0,0x20,0x01,0xFC,0x00,0x1F,0xC0,0x00,0x07, +0xF0,0x00,0xFF,0x00,0x40,0x01,0xFC,0x00,0x7F,0x00, +0x24,0x00,0x7F,0x00,0x7F,0x00,0x10,0x00,0x1F,0xC0, +0x7F,0x00,0x00,0x00,0x3F,0x03,0xF8,0x00,0x20,0x00, +0x1F,0xC1,0xFC,0x00,0x10,0x00,0x07,0xF1,0xFC,0x00, +0x00,0x00,0x0F,0xC7,0xE0,0x00,0x20,0x00,0x07,0xF7, +0xF0,0x00,0x00,0x00,0x0F,0xDF,0x80,0x00,0x40,0x00, +0x07,0xFF,0xC0,0x00,0x20,0x00,0x01,0xFF,0xC0,0x00, +0x10,0x00,0x00,0x7F,0xC0,0x00,0x00,0x10,0x70,0x00, +0x08,0x4F,0xE0,0x00,0x00,0xFF,0x80,0x00,0x03,0xFB, +0xFC,0x00,0x00,0x3F,0xE0,0x00,0x01,0xFF,0x2F,0xE0, +0x00,0x03,0xFF,0x80,0x00,0x0F,0xE3,0xF8,0x00,0x01, +0xFF,0xF0,0x00,0x03,0xFA,0x4F,0xE0,0x00,0x0F,0xDF, +0x80,0x00,0x3F,0x83,0xF8,0x00,0x07,0xE3,0xF0,0x00, +0x0F,0xE4,0x0F,0xE0,0x00,0x3F,0x1F,0x80,0x00,0xFE, +0x03,0xF8,0x00,0x1F,0xC7,0xE0,0x00,0x3F,0x80,0xFE, +0x00,0x07,0xE0,0xFC,0x00,0x0F,0xE0,0x1F,0x80,0x01, +0xF8,0x3F,0x00,0x03,0xF0,0x07,0xF0,0x00,0x7E,0x0F, +0xC0,0x01,0xFC,0x01,0xFC,0x00,0x3F,0x83,0xF8,0x00, +0x7F,0x00,0x7F,0x00,0x0F,0xC0,0x7E,0x00,0x1F,0xC0, +0x0F,0xC0,0x03,0xF0,0x1F,0x80,0x07,0xE0,0x03,0xF8, +0x00,0xFC,0x07,0xE0,0x03,0xF8,0x20,0x1F,0xC0,0x0F, +0xC0,0x1F,0x80,0x1F,0xC0,0x03,0xF0,0x03,0xF0,0x07, +0xE0,0x07,0xE0,0x00,0xFC,0x01,0xFC,0x01,0xFC,0x03, +0xF8,0x10,0x07,0xF0,0x0F,0xC0,0x07,0xE0,0x1F,0xC0, +0x00,0xFC,0x03,0xF0,0x01,0xF8,0x07,0xE0,0x00,0x3F, +0x01,0xF8,0x00,0x3F,0x01,0xF8,0x08,0x01,0xFC,0x0F, +0xC0,0x01,0xF8,0x1F,0xC0,0x00,0x3F,0x07,0xF0,0x00, +0x7E,0x07,0xE0,0x00,0x0F,0xC1,0xF8,0x00,0x0F,0xC1, +0xF8,0x04,0x00,0x7F,0x0F,0xC0,0x00,0x7E,0x1F,0xC0, +0x00,0x1F,0xC7,0xF0,0x00,0x0F,0xC7,0xF0,0x08,0x00, +0x7E,0x3F,0x00,0x00,0x7E,0x3F,0x00,0x00,0x1F,0xCF, +0xC0,0x00,0x1F,0x9F,0xC0,0x00,0x07,0xF7,0xE0,0x00, +0x03,0xF7,0xF0,0x04,0x00,0x1F,0xBF,0x00,0x00,0x1F, +0xBF,0x00,0x00,0x07,0xFF,0xC0,0x00,0x07,0xFF,0xC0, +0x00,0x01,0xFF,0xE0,0x00,0x00,0xFF,0xF0,0x02,0x00, +0x07,0xFF,0x00,0x00,0x07,0xFF,0x00,0x10,0x00,0x3F, +0xF0,0x00,0x00,0x1F,0xF8,0x00,0x00,0x07,0xFC,0x00, +0x00,0x07,0xFC,0x00,0x00,0x0A,0xF0,0xF8,0x05,0x63, +0xFE,0x00,0x00,0x0F,0xF8,0x1F,0xE0,0x00,0x01,0xFF, +0x00,0xFF,0x00,0x00,0x1F,0xE0,0x0F,0xF8,0x00,0x03, +0xFE,0x00,0x7F,0x80,0x00,0x7F,0xC0,0x03,0xFC,0x00, +0x07,0xF8,0x00,0x3F,0xE0,0x00,0xFF,0x80,0x01,0xFE, +0x00,0x1F,0xF0,0x00,0x0F,0xF0,0x01,0xFE,0x00,0x00, +0xFF,0x80,0x3F,0xE0,0x00,0x07,0xF8,0x07,0xFC,0x00, +0x00,0x3F,0xC0,0x7F,0x80,0x00,0x01,0xFE,0x0F,0xF8, +0x00,0x00,0x1F,0xE1,0xFF,0x00,0x00,0x00,0xFF,0x1F, +0xE0,0x00,0x00,0x07,0xFB,0xFE,0x00,0x00,0x00,0x7F, +0xFF,0xC0,0x00,0x00,0x03,0xFF,0xF8,0x00,0x00,0x00, +0x1F,0xFF,0x80,0x00,0x00,0x01,0xFF,0xF0,0x00,0x00, +0x00,0x0F,0xFE,0x00,0x01,0x20,0x00,0x0F,0xF8,0x00, +0x00,0x00,0x01,0xFF,0xC0,0x00,0x20,0x00,0x07,0xFF, +0xC0,0x00,0x00,0x00,0xFF,0xFE,0x00,0x00,0x00,0x1F, +0xFF,0xF0,0x00,0x00,0x01,0xFE,0xFF,0x00,0x00,0x00, +0x3F,0xC7,0xF8,0x00,0x00,0x07,0xFC,0x7F,0xC0,0x00, +0x00,0xFF,0x83,0xFC,0x00,0x00,0x0F,0xF0,0x1F,0xE0, +0x00,0x01,0xFF,0x00,0xFF,0x00,0x00,0x3F,0xE0,0x0F, +0xF0,0x00,0x03,0xFC,0x00,0x7F,0x80,0x00,0x7F,0xC0, +0x03,0xFC,0x00,0x0F,0xF8,0x00,0x3F,0xE0,0x00,0xFF, +0x00,0x01,0xFE,0x00,0x1F,0xF0,0x00,0x0F,0xF0,0x03, +0xFE,0x00,0x00,0xFF,0x80,0x3F,0xC0,0x00,0x07,0xF8, +0x07,0xFC,0x00,0x00,0x3F,0xC0,0xFF,0x80,0x00,0x03, +0xFE,0x0F,0xF0,0x00,0x00,0x1F,0xE1,0xFF,0x00,0x00, +0x00,0xFF,0x3F,0xE0,0x00,0x00,0x0F,0xF8,0x0A,0xF0, +0x08,0x05,0xAF,0xF0,0x00,0x00,0x01,0xFE,0x7F,0x80, +0x00,0x00,0x3F,0xD0,0x7F,0x80,0x00,0x00,0xFF,0x03, +0xFC,0x00,0x00,0x1F,0xE2,0x03,0xFC,0x00,0x00,0x7F, +0x80,0x1F,0xE0,0x00,0x0F,0xF0,0x40,0x1F,0xE0,0x00, +0x3F,0xC0,0x00,0xFF,0x00,0x07,0xF8,0x00,0x0F,0xF8, +0x00,0xFF,0x80,0x00,0x7F,0x80,0x0F,0xF0,0x00,0x03, +0xFC,0x01,0xFE,0x00,0x00,0x3F,0xE0,0x3F,0xE0,0x00, +0x01,0xFE,0x03,0xFC,0x00,0x00,0x0F,0xF0,0x7F,0x80, +0x00,0x00,0xFF,0x0F,0xF8,0x00,0x00,0x07,0xF8,0xFF, +0x00,0x08,0x00,0x07,0xFB,0xFC,0x00,0x00,0x00,0x3F, +0xFF,0x80,0x01,0x00,0x00,0x3F,0xFE,0x00,0x00,0x00, +0x01,0xFF,0xC0,0x00,0x20,0x00,0x01,0xFF,0x00,0x00, +0x68,0x00,0x01,0xFC,0x00,0x00,0xD0,0x00,0x03,0xF8, +0x00,0x01,0xA0,0x00,0x07,0xF0,0x00,0x00,0x09,0xB0, +0x08,0x05,0x38,0x3F,0xFF,0xFF,0xFF,0xF0,0x00,0x00, +0x00,0x3F,0xE0,0x00,0x00,0x00,0xFF,0x80,0x00,0x00, +0x03,0xFE,0x00,0x00,0x00,0x0F,0xF8,0x00,0x00,0x00, +0x1F,0xE0,0x00,0x00,0x00,0x7F,0xC0,0x00,0x00,0x01, +0xFF,0x00,0x00,0x00,0x07,0xFC,0x04,0x00,0x00,0x03, +0xFE,0x00,0x00,0x00,0x0F,0xF8,0x00,0x00,0x00,0x3F, +0xE0,0x00,0x00,0x00,0xFF,0x80,0x00,0x00,0x01,0xFE, +0x00,0x00,0x00,0x07,0xFC,0x00,0x00,0x00,0x1F,0xF0, +0x00,0x00,0x00,0x7F,0xC0,0x00,0x00,0x01,0xFF,0x00, +0x00,0x00,0x03,0xFC,0x00,0x00,0x00,0x0F,0xF8,0x00, +0x00,0x00,0x3F,0xE0,0x00,0x00,0x00,0xFF,0x80,0x00, +0x10,0x00,0x7F,0xC0,0x00,0x00,0x01,0xFF,0x00,0x00, +0x00,0x07,0xFC,0x00,0x00,0x00,0x1F,0xF0,0x00,0x00, +0x00,0x3F,0xC0,0x00,0x00,0x00,0xFF,0x80,0x00,0x00, +0x03,0xFE,0x00,0x00,0x00,0x0F,0xF8,0x00,0x00,0x00, +0x3F,0xE0,0x00,0x00,0x00,0x7F,0x80,0x00,0x00,0x01, +0xFF,0x00,0x00,0x00,0x07,0xFC,0x00,0x00,0x00,0x1F, +0xF0,0x00,0x00,0x00,0x67,0xFF,0xFF,0xFF,0xFF,0xE0, +0x03,0x7D,0x27,0x32,0x79,0xFF,0xFD,0xFC,0x06,0xFE, +0x03,0x7F,0x01,0xBF,0x80,0xDF,0xC0,0x6F,0xE0,0x37, +0xF0,0x19,0xFF,0xF0,0x04,0xF0,0x08,0x02,0x71,0xF0, +0x00,0x25,0xF0,0x00,0x1F,0x80,0x04,0x9F,0x00,0x09, +0x1F,0x00,0x01,0xF8,0x01,0x01,0xF0,0x00,0x1F,0x80, +0x24,0x1F,0x00,0x48,0x1F,0x00,0x01,0xF8,0x09,0x01, +0xF0,0x12,0x01,0xF0,0x00,0x1F,0x82,0x40,0x1F,0x04, +0x80,0x1F,0x00,0x01,0xF8,0x80,0x01,0xF0,0x00,0x1F, +0x92,0x00,0x1F,0x24,0x00,0x1F,0x00,0x01,0xF8,0x00, +0x0F,0x80,0x03,0x7D,0x17,0x32,0x79,0xFF,0xFD,0x01, +0xFE,0x80,0xFF,0x40,0x7F,0xA0,0x3F,0xD0,0x1F,0xE8, +0x0F,0xF4,0x07,0xF9,0xFF,0xF0,0x06,0xDA,0x09,0x73, +0xC0,0x01,0xF0,0x01,0x20,0x07,0xF0,0x02,0x00,0x1F, +0xF0,0x04,0x00,0x7D,0xF0,0x00,0x0F,0xDF,0x80,0x80, +0x1F,0x1F,0x01,0x00,0x7C,0x1F,0x00,0x0F,0xC1,0xF8, +0x00,0xF8,0x0F,0x82,0x03,0xF0,0x1F,0x80,0x3E,0x00, +0xF8,0x07,0xE0,0x0F,0xC0,0x7C,0x00,0x7C,0x41,0xF8, +0x00,0xFC,0x97,0xE0,0x00,0xFC,0xFC,0x00,0x07,0xE0, +0x09,0x86,0xFF,0x34,0xB9,0xFF,0xFF,0xFF,0xFF,0xF8, +0x03,0x09,0x1A,0x72,0xCF,0xF0,0x3F,0xC0,0xFE,0x03, +0xF8,0x0F,0xC0,0x3E,0x00,0xF8,0x03,0xC0,0x0F,0x07, +0xE5,0x1F,0xF4,0xA0,0x01,0xFF,0x80,0x00,0x0F,0xFF, +0xF0,0x00,0x3F,0xFF,0xFC,0x00,0x7F,0xFF,0xFE,0x00, +0xFF,0xFF,0xFE,0x01,0xFF,0xFF,0xFF,0x03,0xFF,0x01, +0xFF,0x03,0xF8,0x00,0x7F,0x83,0xF8,0x00,0x3F,0x87, +0xF0,0x00,0x1F,0x87,0xE0,0x00,0x1F,0x80,0xE0,0x00, +0x1F,0x90,0x00,0x00,0x03,0xF0,0x00,0x00,0x0F,0xF0, +0x00,0x00,0xFF,0xF0,0x00,0x7F,0xFF,0xF0,0x07,0xFF, +0xFF,0xF0,0x0F,0xFF,0xFF,0xF0,0x3F,0xFF,0xFF,0xF0, +0x7F,0xFF,0xF3,0xF0,0x7F,0xFE,0x03,0xF0,0xFF,0x80, +0x03,0xF0,0xFE,0x00,0x03,0xF1,0xFC,0x00,0x03,0xF2, +0x3F,0x00,0x00,0xFE,0x3F,0x00,0x01,0xFE,0x3F,0x80, +0x03,0xFE,0x3F,0x80,0x07,0xFE,0x1F,0xE0,0x3F,0xFE, +0x1F,0xFF,0xFF,0xFE,0x1F,0xFF,0xFF,0xFF,0x0F,0xFF, +0xFE,0x7F,0x07,0xFF,0xFC,0x3F,0x01,0xFF,0xF0,0x1F, +0x80,0x7F,0x80,0x00,0x00,0x07,0xB1,0x27,0xF4,0xBB, +0xF8,0x00,0x00,0x05,0xFE,0x00,0x00,0x00,0xFC,0x0F, +0xE0,0x01,0xF8,0x7F,0xF8,0x03,0xF1,0xFF,0xF8,0x07, +0xE7,0xFF,0xFC,0x0F,0xDF,0xFF,0xFC,0x1F,0xFF,0xFF, +0xF8,0x3F,0xFC,0x0F,0xF8,0x7F,0xF0,0x07,0xF8,0xFF, +0x80,0x07,0xF1,0xFE,0x00,0x07,0xE3,0xFC,0x00,0x0F, +0xE8,0xFE,0x00,0x01,0xF9,0xFC,0x00,0x03,0xFE,0xFE, +0x00,0x00,0x7F,0x1F,0x80,0x00,0x1F,0xBF,0x00,0x00, +0x7F,0x8F,0xE0,0x00,0x1F,0x9F,0xC0,0x00,0x7F,0x3F, +0xC0,0x00,0xFC,0x7F,0xC0,0x03,0xF8,0xFF,0xC0,0x0F, +0xE1,0xFF,0xE0,0x7F,0xC3,0xFF,0xFF,0xFF,0x07,0xEF, +0xFF,0xFC,0x0F,0xCF,0xFF,0xF0,0x1F,0x8F,0xFF,0xC0, +0x3F,0x0F,0xFE,0x00,0x00,0x07,0xF0,0x00,0x07,0xE5, +0x1F,0xF4,0x40,0x00,0xFF,0x00,0x00,0x07,0xFF,0xE0, +0x00,0x1F,0xFF,0xF8,0x00,0x3F,0xFF,0xFC,0x00,0x7F, +0xFF,0xFE,0x00,0xFF,0xFF,0xFF,0x01,0xFF,0x81,0xFF, +0x03,0xFE,0x00,0x7F,0x83,0xF8,0x00,0x3F,0x90,0xFE, +0x00,0x03,0xF8,0xFC,0x00,0x01,0xC0,0xFC,0x00,0x00, +0x01,0xFC,0x00,0x00,0x03,0x7F,0x00,0x00,0x00,0x47, +0xE0,0x00,0x00,0x07,0xF0,0x00,0x03,0x83,0xF0,0x00, +0x03,0xF3,0xF0,0x00,0x07,0xF3,0xF8,0x00,0x07,0xE3, +0xF8,0x00,0x0F,0xE1,0xFC,0x00,0x0F,0xE1,0xFE,0x00, +0x3F,0xC0,0xFF,0xC0,0xFF,0xC0,0x7F,0xFF,0xFF,0x80, +0x3F,0xFF,0xFF,0x00,0x1F,0xFF,0xFE,0x00,0x0F,0xFF, +0xFC,0x00,0x03,0xFF,0xF0,0x00,0x00,0x7F,0x80,0x00, +0x07,0xB1,0x17,0xF4,0xBA,0x00,0x00,0x01,0xFD,0x80, +0x00,0x00,0x7E,0x00,0x1F,0xC0,0xFC,0x01,0xFF,0xE1, +0xF8,0x07,0xFF,0xE3,0xF0,0x3F,0xFF,0xE7,0xE0,0xFF, +0xFF,0xEF,0xC1,0xFF,0xFF,0xFF,0x87,0xFC,0x0F,0xFF, +0x1F,0xE0,0x07,0xFE,0x3F,0x80,0x07,0xFE,0x1F,0xC0, +0x00,0xFF,0x87,0xE0,0x00,0x1F,0xDF,0x80,0x00,0x3F, +0xEF,0xE0,0x00,0x07,0xF1,0xF8,0x00,0x01,0xFB,0xF8, +0x00,0x03,0xF8,0x7E,0x00,0x01,0xFC,0xFE,0x00,0x07, +0xF8,0xFC,0x00,0x0F,0xF1,0xFC,0x00,0x3F,0xE3,0xFC, +0x00,0xFF,0xC3,0xFE,0x07,0xFF,0x83,0xFF,0xFF,0xFF, +0x03,0xFF,0xFF,0x7E,0x03,0xFF,0xFC,0xFC,0x03,0xFF, +0xF1,0xF8,0x03,0xFF,0xC3,0xF0,0x00,0xFE,0x00,0x00, +0x08,0x25,0x17,0xF4,0xA0,0x00,0xFF,0x00,0x00,0x03, +0xFF,0xF0,0x00,0x07,0xFF,0xFE,0x00,0x07,0xFF,0xFF, +0x80,0x07,0xFF,0xFF,0xE0,0x07,0xFF,0xFF,0xF8,0x07, +0xFE,0x03,0xFE,0x03,0xF8,0x00,0x7F,0x83,0xF8,0x00, +0x1F,0xC1,0xF8,0x00,0x07,0xE4,0x3F,0x00,0x00,0x3F, +0x1F,0x00,0x00,0x0F,0x9F,0x80,0x00,0x07,0xF9,0xFF, +0xFF,0xFF,0xFF,0x3F,0x80,0x00,0x00,0x0F,0xE0,0x00, +0x00,0x03,0xF0,0x00,0x00,0x01,0xF8,0x00,0x00,0xE0, +0xFE,0x00,0x00,0xFE,0x7F,0x80,0x00,0xFE,0x1F,0xE0, +0x00,0x7F,0x0F,0xF8,0x00,0xFF,0x03,0xFF,0x01,0xFF, +0x80,0xFF,0xFF,0xFF,0x80,0x3F,0xFF,0xFF,0x80,0x0F, +0xFF,0xFF,0x80,0x03,0xFF,0xFF,0x80,0x00,0x7F,0xFF, +0x00,0x00,0x07,0xFC,0x00,0x00,0x05,0x31,0x08,0x02, +0x60,0x01,0xFE,0x00,0x3F,0xF8,0x07,0xFF,0xE0,0x0F, +0xFF,0xC0,0xFF,0xFE,0x07,0xF8,0x00,0x3F,0x80,0x60, +0x3F,0x00,0x67,0xFF,0xFE,0x68,0x3F,0x00,0x68,0x3F, +0x00,0x68,0x3F,0x00,0x68,0x3F,0x00,0x01,0xF8,0x00, +0x07,0xB2,0x17,0x24,0xA0,0x01,0xFC,0x00,0x00,0x1F, +0xFE,0x1F,0x80,0xFF,0xFF,0x3F,0x03,0xFF,0xFF,0x7F, +0x01,0xFF,0xFF,0xFF,0x87,0xFC,0x0F,0xFF,0x1F,0xE0, +0x07,0xFE,0x3F,0x80,0x07,0xFE,0x1F,0xC0,0x00,0xFF, +0x87,0xE0,0x00,0x1F,0xDF,0x80,0x00,0x3F,0xEF,0xE0, +0x00,0x07,0xF1,0xF8,0x00,0x01,0xFC,0x3F,0x00,0x00, +0xFE,0x7E,0x00,0x03,0xFC,0xFE,0x00,0x07,0xF8,0xFE, +0x00,0x1F,0xF1,0xFE,0x00,0x7F,0xE1,0xFF,0x03,0xFF, +0xE0,0x3F,0xFF,0xFF,0xF0,0x3F,0xFF,0xF7,0xE0,0x3F, +0xFF,0xCF,0xC0,0x1F,0xFF,0x1F,0x80,0x07,0xF0,0x3F, +0x90,0x00,0x00,0x0F,0xCE,0x00,0x00,0x3F,0x1F,0x80, +0x00,0x7E,0x3F,0x80,0x01,0xFC,0x7F,0x00,0x07,0xF0, +0x7F,0xC0,0x3F,0xE0,0xFF,0xFF,0xFF,0x80,0xFF,0xFF, +0xFE,0x00,0xFF,0xFF,0xF8,0x00,0xFF,0xFF,0xE0,0x00, +0x7F,0xFF,0x00,0x00,0x1F,0xF0,0x00,0x06,0xF0,0x28, +0x04,0xBB,0xF8,0x00,0x00,0x2F,0xF0,0x00,0x00,0x3F, +0x03,0xF8,0x03,0xF0,0xFF,0xF0,0x3F,0x1F,0xFF,0x83, +0xF3,0xFF,0xFC,0x3F,0x7F,0xFF,0xE3,0xFF,0xFF,0xFF, +0x3F,0xFC,0x1F,0xF3,0xFF,0x00,0x7F,0x47,0xF8,0x00, +0x7F,0x8F,0xE0,0x00,0x7F,0xBF,0x80,0x00,0xFF,0x7F, +0x00,0x01,0xFE,0xFE,0x00,0x03,0xF9,0xFC,0x00,0x07, +0xE0,0x01,0xB0,0x28,0x01,0xF9,0xFE,0x81,0xBF,0xEF, +0xFB,0xFE,0xFF,0xBF,0x80,0x03,0x7E,0xEF,0x21,0xF8, +0x03,0xFD,0x00,0x06,0x80,0xFF,0x40,0x7F,0xA0,0x3F, +0xD0,0x1F,0xE8,0x0F,0xF0,0x07,0xE0,0x3F,0x81,0xFF, +0x0F,0xFE,0x3F,0xF1,0xFF,0xC7,0xFE,0x0F,0xE0,0x07, +0x70,0x20,0x04,0x5B,0xF8,0x00,0x00,0x0C,0xFC,0x00, +0x00,0x03,0xF0,0x00,0x7F,0x8F,0xC0,0x03,0xFC,0x3F, +0x00,0x1F,0xE0,0xFC,0x00,0xFF,0x03,0xF0,0x07,0xF8, +0x0F,0xC0,0x3F,0xC0,0x3F,0x01,0xFE,0x00,0xFC,0x0F, +0xF0,0x03,0xF0,0x7F,0x80,0x0F,0xC3,0xFC,0x00,0x3F, +0x1F,0xE0,0x00,0xFC,0xFF,0x00,0x03,0xF7,0xF8,0x00, +0x0F,0xFF,0xE0,0x00,0x47,0xFF,0xF8,0x00,0x1F,0xFF, +0xF0,0x00,0x7F,0xEF,0xE0,0x01,0xFF,0x3F,0x80,0x07, +0xF8,0x7F,0x00,0x1F,0xC0,0xFE,0x00,0x7E,0x03,0xF8, +0x01,0xF8,0x07,0xF0,0x07,0xE0,0x0F,0xC0,0x1F,0x80, +0x3F,0x80,0x8F,0xC0,0x0F,0xE0,0x3F,0x00,0x1F,0xC1, +0x1F,0x80,0x07,0xF0,0x7E,0x00,0x0F,0xE2,0x3F,0x00, +0x03,0xF8,0xFC,0x00,0x07,0xF3,0xF0,0x00,0x0F,0xE0, +0x01,0xB0,0x28,0x01,0xFB,0xFE,0xFF,0xBF,0xEF,0xFB, +0xFE,0xFF,0x9F,0x80,0x0C,0x24,0x20,0x07,0x20,0x00, +0x7F,0x00,0x03,0xF8,0x07,0xE0,0xFF,0xE0,0x0F,0xFF, +0x03,0xF1,0xFF,0xF8,0x0F,0xFF,0xE1,0xF9,0xFF,0xFE, +0x0F,0xFF,0xF8,0xFD,0xFF,0xFF,0x8F,0xFF,0xFC,0x7E, +0xFF,0xFF,0xEF,0xFF,0xFF,0x3F,0xFC,0x0F,0xFF,0xE0, +0xFF,0x9F,0xF8,0x03,0xFF,0xC0,0x1F,0xEF,0xF8,0x00, +0xFF,0x80,0x07,0xF7,0xF8,0x00,0x7F,0xC0,0x03,0xFC, +0x7F,0x00,0x03,0xF8,0x00,0x1F,0xBF,0x80,0x01,0xF8, +0x00,0x0F,0xF7,0xF0,0x00,0x1F,0x80,0x00,0xFF,0x7F, +0x00,0x01,0xF8,0x00,0x0F,0xF7,0xF0,0x00,0x1F,0x80, +0x00,0xFE,0x3F,0x00,0x01,0xF8,0x00,0x0F,0xC0,0x06, +0xE4,0x28,0x04,0xA0,0x00,0x7F,0x00,0xFC,0x3F,0xFC, +0x0F,0xC7,0xFF,0xF0,0xFC,0xFF,0xFF,0x8F,0xDF,0xFF, +0xF8,0xFF,0xFF,0xFF,0xCF,0xFF,0x07,0xFC,0xFF,0xC0, +0x1F,0xD1,0xFE,0x00,0x1F,0xE3,0xF8,0x00,0x1F,0xEF, +0xE0,0x00,0x3F,0xDF,0xC0,0x00,0x7F,0xBF,0x80,0x00, +0xFE,0x7F,0x00,0x01,0xF8,0x07,0xE5,0x1F,0xF4,0xA0, +0x01,0xFF,0x00,0x00,0x07,0xFF,0xC0,0x00,0x1F,0xFF, +0xF0,0x00,0x3F,0xFF,0xF8,0x00,0x7F,0xFF,0xFC,0x00, +0xFF,0xFF,0xFE,0x01,0xFF,0x83,0xFF,0x03,0xFE,0x00, +0xFF,0x83,0xF8,0x00,0x3F,0x90,0xFE,0x00,0x03,0xFA, +0x1F,0x80,0x00,0x3F,0x3F,0x80,0x00,0x3F,0xEF,0xE0, +0x00,0x03,0xF8,0xFC,0x00,0x00,0x7E,0xFE,0x00,0x00, +0xFF,0x0F,0xC0,0x00,0x1F,0xA1,0xFC,0x00,0x07,0xF0, +0xFE,0x00,0x0F,0xE0,0xFF,0x00,0x3F,0xE0,0x7F,0xC0, +0x7F,0xC0,0x3F,0xFF,0xFF,0x80,0x3F,0xFF,0xFF,0x00, +0x0F,0xFF,0xFE,0x00,0x07,0xFF,0xFC,0x00,0x03,0xFF, +0xF0,0x00,0x00,0x7F,0xC0,0x00,0x07,0xB1,0x27,0x34, +0xA0,0x00,0xFE,0x00,0x1F,0x87,0xFF,0x80,0x3F,0x1F, +0xFF,0xC0,0x7E,0x7F,0xFF,0xC1,0x1F,0xBF,0xFF,0xF8, +0x3F,0xFE,0x0F,0xF8,0x7F,0xF0,0x07,0xF8,0xFF,0xC0, +0x07,0xF1,0xFF,0x00,0x07,0xF3,0xFC,0x00,0x0F,0xE8, +0xFE,0x00,0x01,0xF9,0xFC,0x00,0x03,0xFE,0xFE,0x00, +0x00,0x7F,0x1F,0x80,0x00,0x1F,0xBF,0x00,0x00,0x7F, +0x8F,0xE0,0x00,0x1F,0x9F,0xE0,0x00,0x7F,0x3F,0xC0, +0x00,0xFC,0x7F,0xC0,0x03,0xF8,0xFF,0xC0,0x0F,0xE1, +0xFF,0xE0,0x7F,0xC3,0xFF,0xFF,0xFF,0x07,0xEF,0xFF, +0xFC,0x0F,0xDF,0xFF,0xF0,0x1F,0x8F,0xFF,0xC0,0x3F, +0x0F,0xFE,0x00,0x7E,0x07,0xF0,0x01,0xBF,0x80,0x00, +0x00,0x5F,0xE0,0x00,0x00,0x00,0x07,0xB1,0x17,0x34, +0xA0,0x01,0xF8,0x00,0x00,0x1F,0xFC,0x1F,0x80,0xFF, +0xFE,0x3F,0x03,0xFF,0xFE,0x7E,0x0F,0xFF,0xFE,0xFC, +0x3F,0xFF,0xFD,0xF8,0x7F,0xC1,0xFF,0xF1,0xFE,0x00, +0xFF,0xE3,0xF8,0x00,0x7F,0xCF,0xE0,0x00,0xFF,0x9F, +0xC0,0x00,0xFF,0x87,0xE0,0x00,0x1F,0xDF,0x80,0x00, +0x3F,0xEF,0xE0,0x00,0x07,0xF1,0xF8,0x00,0x01,0xFB, +0xF8,0x00,0x03,0xF8,0x7E,0x00,0x01,0xFC,0xFE,0x00, +0x07,0xF8,0xFC,0x00,0x0F,0xF1,0xFC,0x00,0x3F,0xE1, +0xFC,0x00,0xFF,0xC3,0xFE,0x07,0xFF,0x83,0xFF,0xFF, +0xFF,0x03,0xFF,0xFF,0x7E,0x03,0xFF,0xFE,0xFC,0x03, +0xFF,0xF1,0xF8,0x01,0xFF,0xC3,0xF0,0x00,0xFE,0x07, +0xFA,0x00,0x00,0x01,0xFD,0x80,0x00,0x00,0x7E,0x04, +0xA4,0x28,0x02,0xC0,0x03,0xE1,0xF1,0xFF,0x3E,0x7F, +0xF7,0xDF,0xFE,0xFB,0xFF,0x9F,0xFF,0xF3,0xFF,0x0C, +0x7F,0xC0,0x0F,0xF0,0x02,0x7F,0x80,0x0D,0xFC,0x00, +0x37,0xF0,0x00,0xDF,0xC0,0x02,0x7F,0x00,0x00,0x07, +0x65,0x17,0xF4,0x40,0x07,0xFC,0x00,0x00,0x7F,0xFE, +0x00,0x07,0xFF,0xFE,0x00,0x3F,0xFF,0xFC,0x01,0xFF, +0xFF,0xF8,0x0F,0xFF,0xFF,0xF0,0x3F,0xC0,0x7F,0xC1, +0xFC,0x00,0x7F,0x07,0xE0,0x00,0xFE,0x1F,0x80,0x01, +0xF8,0x7E,0x00,0x07,0x01,0xFC,0x00,0x00,0x07,0xF8, +0x00,0x00,0x1F,0xFC,0x00,0x00,0x3F,0xFE,0x00,0x00, +0xFF,0xFF,0x80,0x01,0xFF,0xFF,0x80,0x03,0xFF,0xFF, +0xC0,0x03,0xFF,0xFF,0xC0,0x03,0xFF,0xFF,0x80,0x01, +0xFF,0xFF,0x00,0x00,0xFF,0xFC,0x00,0x00,0x3F,0xF8, +0x00,0x00,0x1F,0xE0,0x00,0x00,0x3F,0x87,0x00,0x00, +0x7E,0xFC,0x00,0x01,0xFB,0xF8,0x00,0x07,0xE7,0xF0, +0x00,0x3F,0x9F,0xE0,0x01,0xFC,0x7F,0xE0,0x1F,0xF0, +0xFF,0xFF,0xFF,0x81,0xFF,0xFF,0xFC,0x03,0xFF,0xFF, +0xE0,0x07,0xFF,0xFF,0x00,0x07,0xFF,0xF0,0x00,0x03, +0xFE,0x00,0x00,0x04,0x70,0x0F,0xF2,0x60,0x04,0x00, +0x07,0x00,0x03,0xC0,0x68,0x7E,0x02,0x03,0xF0,0x19, +0xFF,0xFE,0xD0,0xFC,0x06,0x87,0xE0,0x34,0x3F,0x01, +0x01,0xF8,0x00,0x7F,0x02,0x03,0xFF,0xC0,0x7F,0xF0, +0x1F,0xFE,0x03,0xFF,0x80,0x3F,0xE0,0x06,0xE4,0x2F, +0xF4,0xBB,0xF8,0x00,0x0F,0xF7,0xF0,0x00,0x1F,0xEF, +0xE0,0x00,0x3F,0x9F,0xC0,0x00,0x7F,0x1F,0x80,0x01, +0xFE,0x3F,0x80,0x07,0xF9,0xFC,0x01,0xFF,0x9F,0xF0, +0x7F,0xF9,0xFF,0xFF,0xDF,0x8F,0xFF,0xFD,0xF8,0x7F, +0xFF,0x9F,0x83,0xFF,0xF1,0xF8,0x1F,0xFC,0x1F,0x80, +0x7F,0x00,0x00,0x07,0xE3,0x08,0x04,0x2F,0xE0,0x00, +0x07,0xEF,0xE0,0x00,0x0F,0xE7,0xE0,0x00,0x0F,0xC7, +0xF0,0x00,0x0F,0xC7,0xF0,0x00,0x1F,0xC3,0xF0,0x00, +0x1F,0x83,0xF8,0x00,0x1F,0x83,0xF8,0x00,0x3F,0x81, +0xF8,0x00,0x3F,0x01,0xFC,0x00,0x3F,0x01,0xFC,0x00, +0x7F,0x00,0xFC,0x00,0x7E,0x00,0xFE,0x00,0x7E,0x00, +0xFE,0x00,0xFE,0x00,0x7E,0x00,0xFC,0x00,0x7F,0x00, +0xFC,0x00,0x7F,0x01,0xFC,0x00,0x3F,0x01,0xF8,0x00, +0x3F,0x81,0xF8,0x00,0x3F,0x83,0xF8,0x10,0x03,0xF0, +0x7E,0x00,0x03,0xF8,0xFE,0x02,0x00,0x3F,0x1F,0x80, +0x00,0x3F,0xBF,0x80,0x40,0x03,0xF7,0xE0,0x00,0x03, +0xFF,0xE0,0x09,0x00,0x3F,0xF8,0x01,0x20,0x03,0xFE, +0x00,0x00,0x0B,0xE3,0x00,0x05,0xF1,0xF8,0x00,0x1F, +0xC0,0x00,0xFD,0xF8,0x00,0x1F,0xE0,0x00,0xFE,0x5F, +0x80,0x07,0xFC,0x00,0x3F,0x1F,0xC0,0x07,0xFE,0x00, +0x7F,0x0F,0xC0,0x0F,0xFE,0x00,0x7E,0x0F,0xC0,0x0F, +0xBE,0x00,0x7E,0x0F,0xC0,0x0F,0xBE,0x00,0xFE,0x07, +0xE0,0x0F,0xBF,0x00,0xFC,0x07,0xE0,0x1F,0xBF,0x00, +0xFC,0x07,0xE0,0x1F,0x3F,0x00,0xFC,0x03,0xF0,0x1F, +0x1F,0x01,0xF8,0x03,0xF0,0x1F,0x1F,0x81,0xF8,0x03, +0xF0,0x3F,0x1F,0x81,0xF8,0x03,0xF8,0x3F,0x1F,0x83, +0xF0,0x01,0xF8,0x3E,0x0F,0x83,0xF0,0x40,0x3F,0x0F, +0xC1,0xF8,0x7E,0x00,0x1F,0x8F,0xC1,0xF8,0xFC,0x00, +0x1F,0x8F,0x80,0xF8,0xFC,0x00,0x1F,0x9F,0x80,0xFC, +0xFC,0x00,0x0F,0x9F,0x80,0xFD,0xF8,0x00,0x0F,0xDF, +0x80,0xFD,0xF8,0x00,0x0F,0xDF,0x00,0x7D,0xF8,0x00, +0x07,0xDF,0x00,0x7D,0xF0,0x08,0x00,0xFF,0xE0,0x0F, +0xFE,0x00,0x00,0xFF,0xC0,0x07,0xFE,0x01,0x20,0x0F, +0xF8,0x00,0xFF,0x80,0x00,0x07,0xF0,0x00,0xFF,0x00, +0x00,0x07,0xF0,0x00,0x7F,0x00,0x00,0x08,0x23,0x00, +0x04,0x07,0xF8,0x00,0x07,0xF1,0xFC,0x00,0x07,0xF0, +0x7F,0x00,0x07,0xF0,0x3F,0xC0,0x07,0xF8,0x0F,0xE0, +0x03,0xF8,0x03,0xF8,0x03,0xF8,0x01,0xFE,0x03,0xFC, +0x00,0x7F,0x01,0xFC,0x00,0x1F,0xC1,0xFC,0x00,0x0F, +0xF1,0xFC,0x00,0x03,0xF9,0xFE,0x00,0x00,0xFE,0xFE, +0x01,0x00,0x07,0xFF,0xC0,0x00,0x01,0xFF,0xC0,0x00, +0x00,0x7F,0xC0,0x04,0x00,0x07,0xF8,0x00,0x00,0x03, +0xFE,0x00,0x00,0x03,0xFF,0x00,0x00,0x03,0xFF,0xC0, +0x00,0x01,0xFF,0xF0,0x00,0x01,0xFF,0xF8,0x00,0x01, +0xFC,0xFE,0x00,0x01,0xFE,0x3F,0x80,0x00,0xFE,0x1F, +0xE0,0x00,0xFE,0x07,0xF0,0x00,0xFF,0x01,0xFC,0x00, +0x7F,0x00,0xFF,0x00,0x7F,0x00,0x3F,0x80,0x7F,0x00, +0x0F,0xE0,0x7F,0x80,0x07,0xF8,0x3F,0x80,0x01,0xFC, +0x3F,0x80,0x00,0x7F,0x3F,0xC0,0x00,0x3F,0xC0,0x07, +0xF1,0x0F,0x24,0x2F,0xE0,0x00,0x07,0xE7,0xE0,0x00, +0x0F,0xE7,0xE0,0x00,0x0F,0xC7,0xF0,0x00,0x0F,0xC3, +0xF0,0x00,0x1F,0xC3,0xF0,0x00,0x1F,0x83,0xF8,0x00, +0x1F,0x81,0xF8,0x00,0x3F,0x81,0xFC,0x00,0x3F,0x00, +0xFC,0x00,0x3F,0x00,0xFC,0x00,0x7F,0x00,0xFE,0x00, +0x7E,0x00,0x7E,0x00,0x7E,0x00,0x7F,0x00,0xFE,0x00, +0x7F,0x00,0xFC,0x00,0x3F,0x00,0xFC,0x00,0x3F,0x81, +0xFC,0x10,0x03,0xF0,0x3F,0x00,0x03,0xF8,0x7F,0x00, +0x01,0xF8,0x7E,0x00,0x01,0xFC,0x7E,0x00,0x01,0xFC, +0xFE,0x00,0x00,0xFC,0xFC,0x00,0x00,0xFE,0xFC,0x00, +0x00,0x7F,0xFC,0x02,0x00,0x0F,0xFF,0x00,0x00,0x07, +0xFF,0x00,0x40,0x00,0xFF,0xC0,0x00,0x00,0x7F,0xC0, +0x00,0x00,0x7F,0x80,0x00,0x00,0x3F,0x80,0x08,0x00, +0x07,0xE0,0x00,0x00,0x0F,0xE0,0x01,0x00,0x01,0xF8, +0x00,0x00,0x03,0xF8,0x00,0x00,0x03,0xF0,0x00,0x00, +0x07,0xF0,0x00,0x00,0x1F,0xE0,0x00,0x07,0xFF,0xE0, +0x00,0x07,0xFF,0xC0,0x00,0x03,0xFF,0x80,0x00,0x03, +0xFF,0x00,0x00,0x03,0xFE,0x00,0x00,0x01,0xF8,0x00, +0x00,0x00,0x07,0xA3,0x08,0x04,0x38,0x7F,0xFF,0xFF, +0xF0,0x00,0x00,0x3F,0xC0,0x00,0x00,0xFF,0x00,0x00, +0x03,0xFC,0x00,0x00,0x0F,0xF0,0x00,0x00,0x1F,0xC0, +0x00,0x00,0x7F,0x00,0x00,0x01,0xFE,0x00,0x00,0x07, +0xF8,0x00,0x00,0x1F,0xE0,0x00,0x00,0x7F,0x80,0x00, +0x01,0xFE,0x00,0x00,0x07,0xF8,0x00,0x00,0x1F,0xE0, +0x00,0x00,0x3F,0x80,0x00,0x00,0xFE,0x00,0x00,0x03, +0xFC,0x00,0x00,0x0F,0xF0,0x00,0x00,0x3F,0xC0,0x00, +0x00,0xFF,0x00,0x00,0x03,0xFC,0x00,0x00,0x0F,0xF0, +0x00,0x00,0x1F,0xC0,0x00,0x00,0x7F,0x00,0x00,0x03, +0x3F,0xFF,0xFF,0xFF,0x05,0x3F,0x0F,0x22,0xC0,0x00, +0x7F,0x00,0x0F,0xF8,0x00,0xFF,0xC0,0x0F,0xFF,0x00, +0x1F,0xFE,0x01,0xFE,0x00,0x0F,0xE0,0x68,0x0F,0xC0, +0x68,0x0F,0xC0,0x00,0x7E,0x02,0x00,0xFC,0x00,0x0F, +0xE0,0x00,0xFE,0x00,0x0F,0xF0,0x03,0xFF,0x00,0x1F, +0xF0,0x01,0x1F,0xC0,0x00,0xFF,0x00,0x07,0xFE,0x00, +0x07,0xF8,0x00,0x1F,0xC0,0x00,0x7F,0x00,0x80,0x3F, +0x00,0xD0,0x1F,0x80,0xD0,0x1F,0x80,0x80,0x1F,0x80, +0x00,0xFE,0x00,0x03,0xF8,0x20,0x03,0xFF,0xC0,0x0F, +0xFE,0x00,0x3F,0xF0,0x00,0xFF,0x80,0x01,0xFC,0x01, +0x7F,0x37,0x12,0x3B,0xFD,0xFE,0xFF,0x7F,0xBF,0xDF, +0xEF,0xF7,0xFB,0xF0,0x05,0x3F,0x0F,0x22,0xCF,0xE0, +0x00,0x7F,0xC0,0x03,0xFF,0x00,0x1F,0xFC,0x01,0x1F, +0xFE,0x00,0x07,0xF0,0x00,0x1F,0xC0,0x68,0x0F,0xC0, +0x68,0x0F,0xC0,0x00,0x7E,0x02,0x00,0x3F,0x00,0x01, +0xFC,0x00,0x07,0xF0,0x00,0x3F,0xC0,0x00,0xFF,0xC0, +0x01,0xFF,0x00,0x00,0xFE,0x00,0x1F,0xF0,0x01,0xFF, +0x80,0x1F,0xE0,0x00,0xFE,0x00,0x0F,0xE0,0x00,0x7E, +0x00,0x07,0xF0,0x34,0x07,0xE0,0x34,0x07,0xE0,0x20, +0x07,0xE0,0x00,0x7F,0x00,0x07,0xF8,0x08,0xFF,0xF0, +0x07,0xFF,0x00,0x3F,0xF0,0x01,0xFF,0x00,0x0F,0xE0, +0x00,0x08,0x8D,0x11,0x04,0xE0,0x3F,0x00,0x00,0x00, +0x1F,0xFC,0x00,0x00,0x87,0xFF,0xE0,0x00,0x31,0xFF, +0xFF,0x00,0x0E,0x7F,0xFF,0xF8,0x03,0xDF,0xFF,0xFF, +0xC1,0xFB,0xFF,0xFF,0xFF,0xFF,0x7E,0x0F,0xFF,0xFF, +0xEF,0x00,0x3F,0xFF,0xF9,0xC0,0x03,0xFF,0xFE,0x30, +0x00,0x1F,0xFF,0x84,0x00,0x00,0xFF,0xE0,0x00,0x00, +0x07,0xF0,0x00,}; +/* font data size: 10693 bytes */ + +static const unsigned char Arial_48_index[] = { +0x00,0x00,0x00,0x50,0x05,0x80,0x23, +0x02,0x10,0x14,0xE0,0xA4,0x83,0x88,0x0E,0x44,0x3D, +0xF1,0x0B,0x44,0x60,0x11,0xEC,0x48,0x71,0x23,0xC4, +0x95,0x13,0x64,0x55,0x81,0x63,0x86,0x2D,0x1B,0x7C, +0x76,0x61,0xFC,0x48,0x9C,0x24,0x04,0x9A,0x72,0x93, +0x4A,0x59,0x29,0xB0,0xAF,0x52,0xC2,0xCB,0x94,0x30, +0x8C,0xE1,0x83,0xB3,0xCF,0x89,0x41,0x59,0x0F,0x74, +0x49,0x11,0x4D,0x48,0x89,0x25,0x14,0x97,0xD2,0xA5, +0x4E,0x6D,0x3B,0xE5,0x10,0x15,0x0B,0x57,0xC5,0x66, +0xA5,0xD8,0x58,0x30,0x64,0x59,0x94,0x06,0x67,0xDA, +0x51,0x6D,0xED,0xC7,0x87,0x41,0x1D,0xBA,0x77,0x49, +0xE1,0x67,0x8B,0x9E,0x6E,0x79,0xE1,0xE8,0xB7,0xC7, +0x5F,0x98,0x80,0x4A,0x08,0xA8,0x42,0x21,0x34,0x87, +0x1E,0x20,0x78,0x85,0x62,0x37,0x8A,0xEA,0x2C,0x88, +0xCC,0x63,0x69,0x8F,0x62,0x45,0x09,0x32,0xE4,0xF3, +0x96,0x0E,0x5A,0xF9,0x79,0xE6,0x5E,0x9C,0x36,0x79, +0xBA,0x14,0xA8,0xB8,0xA4,0x5E,0x92,0x6A,0x61,0xC0, +}; +/* font index size: 167 bytes */ + +const ILI9341_t3_font_t Arial_48 = { + Arial_48_index, + 0, + Arial_48_data, + 1, + 0, + 32, + 126, + 0, + 0, + 14, + 7, + 6, + 5, + 7, + 7, + 74, + 48 +}; + + + +static const unsigned char Arial_60_data[] = { +0x00,0x00,0x00,0x01,0x70,0x01,0xDE,0x24,0x01,0x9D, +0xFF,0xBF,0xF7,0xFB,0xF9,0xFE,0xBE,0xD7,0xD0,0xFB, +0x4E,0x0E,0x60,0x0D,0xFE,0x05,0x8A,0x8D,0x39,0xDD, +0xFE,0x01,0xFF,0x3F,0x80,0x7F,0xD7,0xC0,0x0F,0x87, +0x80,0x0E,0x00,0x0B,0x5E,0x00,0x02,0xE8,0x00,0x00, +0x7F,0x00,0x3F,0x80,0x00,0x03,0xFC,0x01,0xFC,0x12, +0x00,0x01,0xFC,0x00,0xFE,0x00,0x00,0x07,0xF0,0x07, +0xF8,0x00,0x00,0x3F,0xC0,0x1F,0xC0,0x90,0x00,0x1F, +0xC0,0x0F,0xE0,0x00,0x00,0xFF,0x00,0x7F,0x81,0x40, +0x00,0x7F,0x00,0x3F,0x80,0xDF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xC0,0x00,0x7F,0x00,0x3F,0x80,0x00,0x03,0xFC, +0x01,0xFC,0x00,0x90,0x01,0xFC,0x00,0xFE,0x00,0x00, +0x07,0xF0,0x07,0xF8,0x00,0x00,0x3F,0xC0,0x1F,0xC0, +0x04,0x80,0x1F,0xC0,0x0F,0xE0,0x00,0x00,0x7F,0x00, +0x7F,0x80,0x08,0x00,0x7F,0x00,0x3F,0x80,0x06,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFE,0x80,0x7F,0x00,0x3F,0x80, +0x00,0x03,0xFC,0x01,0xFE,0x00,0x04,0x81,0xFC,0x00, +0xFE,0x00,0x00,0x07,0xF0,0x07,0xF8,0x00,0x00,0x3F, +0xC0,0x1F,0xC0,0x00,0x24,0x1F,0xC0,0x0F,0xE0,0x00, +0x00,0x7F,0x00,0x7F,0x80,0x00,0x40,0x7F,0x00,0x3F, +0x80,0x00,0x00,0x09,0xE3,0x8F,0xC2,0xE9,0x00,0x00, +0x3C,0x00,0x00,0x00,0x03,0xFF,0x80,0x00,0x00,0x1F, +0xFF,0xF0,0x00,0x00,0x7F,0xFF,0xFC,0x00,0x01,0xFF, +0xFF,0xFE,0x00,0x03,0xFF,0xFF,0xFF,0x00,0x07,0xFF, +0xFF,0xFF,0x80,0x0F,0xFF,0xFF,0xFF,0xC0,0x1F,0xFE, +0x3F,0xFF,0xE0,0x1F,0xF8,0x3C,0xFF,0xE0,0x3F,0xE0, +0x3C,0x3F,0xF0,0x3F,0xC0,0x3C,0x1F,0xF0,0x7F,0x80, +0x3C,0x0F,0xF0,0x7F,0x80,0x3C,0x07,0xF8,0x7F,0x00, +0x3C,0x07,0xF8,0x7F,0x00,0x3C,0x03,0xF8,0x7F,0x00, +0x3C,0x03,0xC1,0x0F,0xE0,0x07,0x80,0x00,0x21,0xFE, +0x00,0xF0,0x00,0x00,0xFF,0x00,0xF0,0x00,0x00,0xFF, +0x80,0xF0,0x00,0x00,0x7F,0xE0,0xF0,0x00,0x00,0x7F, +0xF8,0xF0,0x00,0x00,0x3F,0xFF,0xF0,0x00,0x00,0x1F, +0xFF,0xF0,0x00,0x00,0x0F,0xFF,0xFF,0x00,0x00,0x03, +0xFF,0xFF,0xE0,0x00,0x01,0xFF,0xFF,0xF8,0x00,0x00, +0x3F,0xFF,0xFE,0x00,0x00,0x0F,0xFF,0xFF,0x00,0x00, +0x00,0xFF,0xFF,0x80,0x00,0x00,0xFF,0xFF,0xC0,0x00, +0x00,0xF1,0xFF,0xE0,0x00,0x00,0xF0,0x7F,0xE0,0x00, +0x00,0xF0,0x1F,0xF0,0x00,0x00,0xF0,0x0F,0xF0,0x00, +0x00,0xF0,0x07,0xF0,0x00,0x00,0xF0,0x07,0xFC,0x80, +0x00,0x1E,0x00,0x7F,0x0F,0x00,0x1E,0x00,0x7F,0x7F, +0x00,0x1E,0x00,0x7F,0x8F,0xF0,0x03,0xC0,0x0F,0xEF, +0xF0,0x03,0xC0,0x1F,0xE7,0xF8,0x03,0xC0,0x1F,0xC7, +0xF8,0x03,0xC0,0x3F,0xC7,0xFC,0x03,0xC0,0x7F,0xC3, +0xFE,0x03,0xC0,0xFF,0x83,0xFF,0x83,0xC1,0xFF,0x81, +0xFF,0xE3,0xCF,0xFF,0x01,0xFF,0xFF,0xFF,0xFE,0x00, +0xFF,0xFF,0xFF,0xFC,0x00,0x7F,0xFF,0xFF,0xF8,0x00, +0x3F,0xFF,0xFF,0xF0,0x00,0x1F,0xFF,0xFF,0xE0,0x00, +0x07,0xFF,0xFF,0x80,0x00,0x01,0xFF,0xFC,0x00,0x00, +0x00,0x1F,0xC0,0x00,0x1A,0x00,0x00,0x78,0x00,0x00, +0x10,0x1F,0x17,0xFC,0xA0,0x03,0xF8,0x00,0x00,0x00, +0x3F,0x80,0x00,0x0F,0xFF,0x00,0x00,0x00,0x1F,0x80, +0x00,0x0F,0xFF,0xE0,0x00,0x00,0x1F,0xC0,0x00,0x0F, +0xFF,0xF8,0x00,0x00,0x0F,0xC0,0x00,0x0F,0xFF,0xFE, +0x00,0x00,0x0F,0xE0,0x00,0x07,0xF0,0x7F,0x00,0x00, +0x07,0xE0,0x00,0x07,0xF0,0x1F,0xC0,0x00,0x07,0xF0, +0x00,0x07,0xF0,0x07,0xE0,0x00,0x07,0xF0,0x00,0x03, +0xF0,0x01,0xF8,0x00,0x03,0xF8,0x00,0x04,0x3F,0x00, +0x1F,0x80,0x00,0x7F,0x00,0x00,0x3F,0x00,0x07,0xE0, +0x00,0x7F,0x00,0x00,0x1F,0x80,0x03,0xF0,0x00,0x3F, +0x00,0x00,0x0F,0xC0,0x01,0xF8,0x00,0x3F,0x80,0x00, +0x07,0xE0,0x00,0xFC,0x00,0x1F,0x80,0x00,0x03,0xF0, +0x00,0x7E,0x00,0x1F,0xC0,0x00,0x01,0xF8,0x00,0x3F, +0x00,0x0F,0xC0,0x00,0x00,0xFC,0x00,0x1F,0x80,0x0F, +0xE0,0x00,0x00,0x7E,0x00,0x0F,0xC0,0x07,0xE0,0x00, +0x00,0x3F,0x00,0x07,0xE0,0x07,0xF0,0x00,0x00,0x1F, +0x80,0x03,0xF0,0x03,0xF0,0x00,0x00,0x07,0xC0,0x03, +0xF0,0x03,0xF8,0x00,0x00,0x08,0x7E,0x00,0x3F,0x00, +0x7F,0x00,0x00,0x00,0x3F,0x80,0x3F,0x00,0x7F,0x00, +0x00,0x00,0x0F,0xE0,0x3F,0x80,0x3F,0x80,0x00,0x00, +0x07,0xF8,0x3F,0x80,0x3F,0x80,0x00,0x00,0x01,0xFF, +0xFF,0xC0,0x1F,0x80,0x00,0x00,0x00,0x7F,0xFF,0xC0, +0x1F,0xC0,0x00,0x00,0x00,0x1F,0xFF,0xC0,0x0F,0xC0, +0x00,0x00,0x00,0x03,0xFF,0x80,0x0F,0xE0,0x01,0xFC, +0x00,0x00,0x7F,0x00,0x07,0xE0,0x07,0xFF,0x80,0x00, +0x00,0x00,0x07,0xF0,0x07,0xFF,0xF0,0x00,0x00,0x00, +0x03,0xF0,0x07,0xFF,0xFC,0x00,0x00,0x00,0x03,0xF8, +0x07,0xFF,0xFF,0x00,0x00,0x00,0x01,0xF8,0x03,0xF8, +0x3F,0x80,0x00,0x00,0x01,0xFC,0x03,0xF8,0x0F,0xE0, +0x00,0x00,0x00,0xFC,0x03,0xF8,0x03,0xF0,0x00,0x00, +0x00,0xFE,0x01,0xF8,0x00,0xFD,0x00,0x00,0x00,0x1F, +0xC0,0x1F,0x80,0x0F,0xD0,0x00,0x00,0x03,0xF8,0x03, +0xF0,0x00,0x7E,0x00,0x00,0x03,0xF8,0x01,0xF8,0x00, +0x3F,0x00,0x00,0x01,0xF8,0x00,0xFC,0x00,0x1F,0x80, +0x00,0x01,0xFC,0x00,0x7E,0x00,0x0F,0xC0,0x00,0x00, +0xFC,0x00,0x3F,0x00,0x07,0xE0,0x00,0x00,0xFE,0x00, +0x1F,0x80,0x03,0xF0,0x00,0x00,0x7E,0x00,0x0F,0xC0, +0x01,0xF8,0x00,0x00,0x7F,0x00,0x07,0xE0,0x00,0xFC, +0x00,0x00,0x3F,0x00,0x03,0xF0,0x00,0x7E,0x00,0x00, +0x3F,0x80,0x00,0xF8,0x00,0x7E,0x00,0x00,0x1F,0x80, +0x00,0x7E,0x00,0x3F,0x00,0x00,0x1F,0xC0,0x00,0x3F, +0x00,0x1F,0x80,0x00,0x1F,0xC0,0x00,0x1F,0xC0,0x1F, +0x80,0x00,0x0F,0xE0,0x00,0x07,0xF0,0x1F,0xC0,0x00, +0x0F,0xE0,0x00,0x03,0xFC,0x1F,0xC0,0x00,0x07,0xF0, +0x00,0x00,0xFF,0xFF,0xE0,0x00,0x07,0xF0,0x00,0x00, +0x3F,0xFF,0xE0,0x00,0x03,0xF0,0x00,0x00,0x0F,0xFF, +0xE0,0x00,0x03,0xF8,0x00,0x00,0x01,0xFF,0xC0,0x00, +0x01,0xF8,0x00,0x00,0x00,0x3F,0x80,0x00,0x0C,0x5F, +0x13,0xFB,0x70,0x00,0x03,0xFC,0x00,0x00,0x00,0x00, +0x03,0xFF,0xE0,0x00,0x00,0x00,0x03,0xFF,0xFE,0x00, +0x00,0x00,0x01,0xFF,0xFF,0xC0,0x00,0x00,0x00,0xFF, +0xFF,0xF8,0x00,0x00,0x00,0x7F,0xFF,0xFF,0x00,0x00, +0x00,0x3F,0xFF,0xFF,0xC0,0x00,0x00,0x1F,0xF8,0x1F, +0xF8,0x00,0x00,0x07,0xFC,0x03,0xFE,0x00,0x00,0x01, +0xFE,0x00,0x7F,0x80,0x00,0x00,0xFF,0x00,0x0F,0xF0, +0x00,0x2C,0x07,0xF0,0x00,0x3F,0x80,0x00,0x01,0xFE, +0x00,0x0F,0xE0,0x00,0x00,0x3F,0x80,0x07,0xF0,0x00, +0x00,0x0F,0xF0,0x01,0xFC,0x00,0x00,0x03,0xFC,0x00, +0xFE,0x00,0x00,0x00,0x7F,0x80,0x7F,0x80,0x00,0x00, +0x0F,0xF0,0x7F,0xC0,0x00,0x00,0x03,0xFE,0x3F,0xE0, +0x00,0x00,0x00,0x7F,0xFF,0xF0,0x00,0x00,0x00,0x0F, +0xFF,0xF8,0x00,0x00,0x00,0x01,0xFF,0xFC,0x00,0x00, +0x00,0x00,0x7F,0xFE,0x00,0x00,0x00,0x00,0x3F,0xFE, +0x00,0x00,0x00,0x00,0x1F,0xFF,0x00,0x00,0x00,0x00, +0x1F,0xFF,0xC0,0x00,0x00,0x00,0x0F,0xFF,0xF8,0x00, +0x00,0x00,0x0F,0xFF,0xFF,0x00,0x00,0x00,0x07,0xFF, +0x3F,0xE0,0x00,0x00,0x03,0xFF,0x07,0xFC,0x00,0x00, +0x00,0xFF,0x80,0xFF,0x00,0x3C,0x00,0x7F,0xC0,0x1F, +0xE0,0x1F,0xE0,0x3F,0xE0,0x07,0xFC,0x07,0xF8,0x0F, +0xF0,0x00,0xFF,0x81,0xFC,0x07,0xF8,0x00,0x1F,0xF0, +0xFF,0x01,0xFC,0x00,0x03,0xFC,0x3F,0xC0,0x7F,0x00, +0x00,0x7F,0x9F,0xE0,0x3F,0x80,0x00,0x1F,0xF7,0xF8, +0x0F,0xE0,0x00,0x03,0xFF,0xFE,0x03,0xF8,0x00,0x00, +0x7F,0xFF,0x00,0xFE,0x00,0x00,0x0F,0xFF,0xC0,0x47, +0xF0,0x00,0x00,0x3F,0xFC,0x01,0xFE,0x00,0x00,0x07, +0xFE,0x00,0x7F,0x80,0x00,0x00,0xFF,0xC0,0x0F,0xF0, +0x00,0x00,0x7F,0xF8,0x03,0xFC,0x00,0x00,0x3F,0xFE, +0x00,0xFF,0x80,0x00,0x1F,0xFF,0xC0,0x1F,0xF0,0x00, +0x1F,0xFF,0xF8,0x03,0xFE,0x00,0x1F,0xFF,0xFF,0x00, +0xFF,0xF0,0x1F,0xFF,0x3F,0xF0,0x1F,0xFF,0xFF,0xFF, +0x8F,0xFE,0x03,0xFF,0xFF,0xFF,0xC1,0xFF,0xC0,0x7F, +0xFF,0xFF,0xE0,0x3F,0xE0,0x0F,0xFF,0xFF,0xE0,0x07, +0xF0,0x00,0xFF,0xFF,0xF0,0x00,0xF8,0x00,0x0F,0xFF, +0xF0,0x00,0x1C,0x00,0x00,0x7F,0xE0,0x00,0x02,0x00, +0x01,0xCA,0x91,0x39,0x0D,0xFF,0x9F,0xF5,0xF1,0xE0, +0x04,0xE6,0x97,0x79,0xC0,0x00,0x1F,0x00,0x03,0xE0, +0x00,0x7E,0x00,0x07,0xC0,0x00,0xF8,0x00,0x1F,0x80, +0x01,0xF0,0x00,0x3F,0x08,0x00,0xFC,0x10,0x03,0xF0, +0x20,0x0F,0xC0,0x01,0xFC,0x00,0x1F,0x80,0x03,0xF8, +0x04,0x07,0xE0,0x00,0xFE,0x00,0x81,0xF8,0x01,0x07, +0xF0,0x00,0x7E,0x00,0x2D,0xFC,0x00,0x1F,0x80,0x06, +0xFF,0x00,0x0D,0xFE,0x00,0x0F,0xE0,0x00,0x7E,0x00, +0x14,0xFE,0x00,0x07,0xE0,0x02,0x4F,0xE0,0x00,0x7E, +0x00,0x40,0xFE,0x00,0x07,0xE0,0x00,0x7F,0x00,0x80, +0x7E,0x00,0x07,0xF0,0x10,0x07,0xE0,0x20,0x07,0xE0, +0x40,0x07,0xE0,0x00,0x3F,0x00,0x01,0xF0,0x00,0x1F, +0x80,0x00,0xF8,0x00,0x0F,0xC0,0x00,0x7C,0x00,0x03, +0xE0,0x00,0x1F,0x04,0xE6,0x93,0x79,0xC7,0xC0,0x00, +0x3E,0x00,0x03,0xF0,0x00,0x1F,0x00,0x00,0xF8,0x00, +0x0F,0xC0,0x00,0x7C,0x00,0x07,0xE0,0x08,0x07,0xE0, +0x10,0x07,0xE0,0x20,0x07,0xE0,0x00,0x7F,0x00,0x03, +0xF0,0x00,0x3F,0x84,0x00,0x3F,0x08,0x00,0x7F,0x00, +0x03,0xF1,0x20,0x07,0xF0,0x00,0x3F,0x2C,0x00,0x7F, +0x68,0x00,0x7F,0xD0,0x00,0xFE,0x00,0x0F,0xF6,0x00, +0x3F,0x80,0x03,0xF2,0x40,0x0F,0xE0,0x00,0xFC,0x40, +0x03,0xF8,0x00,0x3F,0x00,0x07,0xF0,0x80,0x0F,0xC0, +0x01,0xFC,0x10,0x03,0xF0,0x20,0x0F,0xC0,0x40,0x3F, +0x00,0x07,0xE0,0x00,0x7C,0x00,0x0F,0xC0,0x00,0xF8, +0x00,0x1F,0x80,0x03,0xF0,0x00,0x3E,0x00,0x07,0xC0, +0x00,0x07,0x0C,0x8D,0x1A,0x0C,0x00,0x1F,0x80,0x01, +0x00,0xF8,0x02,0x0F,0x03,0xC0,0xF0,0xFE,0x1E,0x1F, +0xC7,0xFC,0xF7,0xFE,0x7F,0xFF,0xFF,0xF3,0xFF,0xFF, +0xFF,0xC7,0xFF,0xFF,0xF8,0x01,0xFF,0xFC,0x00,0x01, +0xFE,0x00,0x00,0x1F,0xF8,0x00,0x01,0xFF,0xE0,0x00, +0x1F,0xBF,0x80,0x01,0xFC,0xFE,0x00,0x1F,0xC3,0xF8, +0x01,0xFE,0x1F,0xE0,0x1F,0xE0,0x7F,0x80,0x3E,0x01, +0xF0,0x00,0xF0,0x0F,0x00,0x01,0x00,0x20,0x00,0x09, +0xD3,0x90,0x53,0x0D,0x00,0x00,0xFE,0x00,0x01,0xA0, +0x00,0x1F,0xC0,0x00,0x20,0x00,0x03,0xF8,0x00,0x06, +0xFF,0xFF,0xFF,0xFF,0xFF,0xD0,0x00,0x0F,0xE0,0x00, +0x1A,0x00,0x01,0xFC,0x00,0x02,0x00,0x00,0x3F,0x80, +0x00,0x00,0x01,0xCA,0x1F,0x99,0x7D,0xFF,0x83,0xC3, +0xA0,0xF1,0xE3,0xE1,0xC0,0x80,0x05,0xC3,0x8C,0x91, +0xCD,0xFF,0xFF,0xFE,0x01,0xC3,0x9C,0x01,0x7D,0xFE, +0x05,0xDE,0x00,0x01,0x78,0x00,0x00,0x7F,0x20,0x00, +0x1F,0x80,0x00,0x3F,0xA4,0x00,0x07,0xE0,0x00,0x0F, +0xE4,0x00,0x01,0xF8,0x00,0x03,0xF8,0x90,0x00,0x7E, +0x00,0x00,0xFE,0x10,0x00,0x1F,0x80,0x00,0x3F,0x82, +0x40,0x07,0xE0,0x00,0x0F,0xE0,0x40,0x01,0xF8,0x00, +0x03,0xF8,0x09,0x00,0x7E,0x00,0x00,0xFE,0x01,0x00, +0x1F,0x80,0x00,0x3F,0x80,0x24,0x07,0xE0,0x00,0x0F, +0xE0,0x04,0x81,0xF8,0x00,0x90,0x7E,0x00,0x00,0xFE, +0x00,0x12,0x1F,0x80,0x02,0x47,0xE0,0x00,0x0F,0xE0, +0x00,0x49,0xF8,0x00,0x09,0x7E,0x00,0x00,0xFE,0x00, +0x00,0xFC,0x00,0x00,0x09,0x9E,0x93,0xFA,0xE0,0x00, +0x1F,0xF8,0x00,0x00,0x01,0xFF,0xFE,0x00,0x00,0x07, +0xFF,0xFE,0x00,0x00,0x3F,0xFF,0xFF,0x00,0x00,0xFF, +0xFF,0xFF,0x00,0x03,0xFF,0xFF,0xFF,0x00,0x0F,0xFF, +0xFF,0xFF,0x00,0x1F,0xFC,0x0F,0xFE,0x00,0x7F,0xC0, +0x07,0xFE,0x00,0xFF,0x00,0x03,0xFC,0x03,0xFC,0x00, +0x03,0xFC,0x07,0xF0,0x00,0x03,0xF8,0x1F,0xE0,0x00, +0x07,0xF1,0x07,0xF0,0x00,0x00,0xFE,0x1F,0xE0,0x00, +0x01,0xFC,0xB7,0xF0,0x00,0x00,0x3F,0xB7,0xF8,0x00, +0x00,0x07,0xFD,0xFE,0x00,0x00,0x01,0xFE,0xFF,0x80, +0x00,0x00,0x7F,0xB7,0xF0,0x00,0x00,0x3F,0x87,0xE0, +0x00,0x00,0xFE,0x41,0xFC,0x00,0x00,0x3F,0x83,0xFC, +0x00,0x00,0xFF,0x03,0xF8,0x00,0x01,0xFC,0x07,0xF8, +0x00,0x07,0xF8,0x07,0xF8,0x00,0x1F,0xE0,0x0F,0xFC, +0x00,0xFF,0xC0,0x0F,0xFE,0x07,0xFF,0x00,0x1F,0xFF, +0xFF,0xFE,0x00,0x1F,0xFF,0xFF,0xF8,0x00,0x1F,0xFF, +0xFF,0xE0,0x00,0x1F,0xFF,0xFF,0x80,0x00,0x1F,0xFF, +0xFE,0x00,0x00,0x0F,0xFF,0xF0,0x00,0x00,0x03,0xFF, +0x00,0x00,0x05,0x9E,0x24,0x02,0xE8,0x00,0x00,0x7C, +0x00,0x01,0xF8,0x00,0x07,0xF0,0x00,0x1F,0xE0,0x00, +0x7F,0xC0,0x01,0xFF,0x80,0x07,0xFF,0x00,0x1F,0xFE, +0x00,0x7F,0xFC,0x01,0xFF,0xF8,0x0F,0xFF,0xF0,0x3F, +0xFF,0xE1,0xFF,0xFF,0xCF,0xFF,0xBF,0xBF,0xFC,0x7F, +0x7F,0xF0,0xFE,0xFF,0x81,0xFD,0xFE,0x03,0xFB,0xF0, +0x07,0xF7,0x80,0x0F,0xEC,0x00,0x1F,0xF4,0x00,0x07, +0xFD,0x00,0x01,0xFF,0x40,0x00,0x7F,0xD0,0x00,0x1F, +0xF4,0x00,0x07,0xF9,0x00,0x01,0xFC,0x09,0xDE,0x08, +0x02,0xE0,0x00,0x0F,0xFC,0x00,0x00,0x00,0xFF,0xFF, +0x80,0x00,0x03,0xFF,0xFF,0xE0,0x00,0x07,0xFF,0xFF, +0xF8,0x00,0x0F,0xFF,0xFF,0xFC,0x00,0x3F,0xFF,0xFF, +0xFE,0x00,0x3F,0xFF,0xFF,0xFF,0x00,0x7F,0xF8,0x0F, +0xFF,0x00,0xFF,0xC0,0x01,0xFF,0x80,0xFF,0x80,0x00, +0xFF,0x81,0xFF,0x00,0x00,0x7F,0xC1,0xFE,0x00,0x00, +0x3F,0xC1,0xFC,0x00,0x00,0x1F,0xC1,0xFC,0x00,0x00, +0x1F,0xE9,0x7F,0x00,0x00,0x01,0xFC,0x0F,0x00,0x00, +0x01,0xFD,0x00,0x00,0x00,0x00,0x3F,0x80,0x00,0x00, +0x00,0x7F,0xA0,0x00,0x00,0x00,0x0F,0xE0,0x00,0x00, +0x00,0x1F,0xE0,0x00,0x00,0x00,0x1F,0xC0,0x00,0x00, +0x00,0x3F,0xC0,0x00,0x00,0x00,0x7F,0xC0,0x00,0x00, +0x00,0x7F,0x80,0x00,0x00,0x00,0xFF,0x00,0x00,0x00, +0x01,0xFF,0x00,0x00,0x00,0x03,0xFE,0x00,0x00,0x00, +0x07,0xFC,0x00,0x00,0x00,0x0F,0xF8,0x00,0x00,0x00, +0x1F,0xF0,0x00,0x00,0x00,0x3F,0xE0,0x00,0x00,0x00, +0x7F,0xE0,0x00,0x00,0x00,0xFF,0x80,0x00,0x00,0x01, +0xFF,0x00,0x00,0x00,0x07,0xFE,0x00,0x00,0x00,0x0F, +0xFC,0x00,0x00,0x00,0x1F,0xF8,0x00,0x00,0x00,0x3F, +0xF0,0x00,0x00,0x00,0x7F,0xE0,0x00,0x00,0x01,0xFF, +0xC0,0x00,0x00,0x03,0xFF,0x00,0x00,0x00,0x07,0xFE, +0x00,0x00,0x00,0x0F,0xFC,0x00,0x00,0x00,0x0F,0xF8, +0x00,0x00,0x00,0x1F,0xF0,0x00,0x00,0x00,0x3F,0xE0, +0x00,0x00,0x00,0x7F,0xC0,0x00,0x00,0x00,0x7F,0x80, +0x00,0x00,0x00,0xFF,0x00,0x00,0x00,0x04,0xBF,0xFF, +0xFF,0xFF,0xFF,0xAF,0xFF,0xFF,0xFF,0xFF,0xE0,0x09, +0x9E,0x93,0xFA,0xE0,0x00,0x1F,0xF0,0x00,0x00,0x01, +0xFF,0xFC,0x00,0x00,0x0F,0xFF,0xFE,0x00,0x00,0x7F, +0xFF,0xFE,0x00,0x01,0xFF,0xFF,0xFE,0x00,0x07,0xFF, +0xFF,0xFE,0x00,0x1F,0xFF,0xFF,0xFE,0x00,0x3F,0xF8, +0x0F,0xFE,0x00,0xFF,0xC0,0x07,0xFC,0x01,0xFE,0x00, +0x07,0xFC,0x07,0xF8,0x00,0x07,0xF8,0x0F,0xF0,0x00, +0x07,0xF0,0x1F,0xC0,0x00,0x0F,0xF0,0x7F,0x80,0x00, +0x0F,0xE0,0xFE,0x00,0x00,0x1F,0xC0,0x3C,0x00,0x00, +0x3F,0x89,0x00,0x00,0x00,0x0F,0xE2,0x00,0x00,0x00, +0x07,0xF0,0x00,0x00,0x00,0x1F,0xE0,0x00,0x00,0x00, +0x7F,0x80,0x00,0x00,0x03,0xFE,0x00,0x00,0x00,0x3F, +0xF8,0x00,0x00,0x0F,0xFF,0xE0,0x00,0x00,0x1F,0xFF, +0x80,0x00,0x00,0x3F,0xFC,0x00,0x00,0x00,0x7F,0xFF, +0x00,0x00,0x01,0xFF,0xFF,0x80,0x00,0x03,0xFF,0xFF, +0x80,0x00,0x06,0x07,0xFF,0x80,0x00,0x00,0x01,0xFF, +0x80,0x00,0x00,0x00,0xFF,0x80,0x00,0x00,0x00,0xFF, +0x20,0x00,0x00,0x00,0x1F,0xE0,0x00,0x00,0x00,0x1F, +0xC0,0x00,0x00,0x00,0x3F,0xE8,0x00,0x00,0x00,0x07, +0xF0,0xF0,0x00,0x00,0x0F,0xEF,0xE0,0x00,0x00,0x1F, +0xDF,0xE0,0x00,0x00,0x3F,0xBF,0xC0,0x00,0x00,0xFF, +0x3F,0x80,0x00,0x01,0xFD,0x0F,0xF0,0x00,0x00,0xFF, +0x0F,0xF0,0x00,0x03,0xFC,0x1F,0xF0,0x00,0x0F,0xF8, +0x1F,0xF0,0x00,0x7F,0xE0,0x3F,0xFC,0x03,0xFF,0x80, +0x3F,0xFF,0xFF,0xFE,0x00,0x3F,0xFF,0xFF,0xFC,0x00, +0x3F,0xFF,0xFF,0xE0,0x00,0x3F,0xFF,0xFF,0x80,0x00, +0x1F,0xFF,0xFE,0x00,0x00,0x0F,0xFF,0xF0,0x00,0x00, +0x03,0xFE,0x00,0x00,0x0A,0x5D,0x84,0x02,0xE0,0x00, +0x00,0x00,0x7E,0x00,0x00,0x00,0x00,0x3F,0x80,0x00, +0x00,0x00,0x1F,0xE0,0x20,0x00,0x00,0x01,0xFF,0x00, +0x00,0x00,0x00,0xFF,0xC0,0x00,0x00,0x00,0x7F,0xF0, +0x10,0x00,0x00,0x07,0xFF,0x80,0x00,0x00,0x03,0xFF, +0xE0,0x20,0x00,0x00,0x3F,0xFF,0x00,0x00,0x00,0x1F, +0xFF,0xC0,0x00,0x00,0x0F,0xFF,0xF0,0x00,0x00,0x07, +0xFD,0xFC,0x00,0x00,0x01,0xFE,0x7F,0x00,0x00,0x00, +0xFF,0x1F,0xC0,0x00,0x00,0x7F,0xC7,0xF0,0x00,0x00, +0x3F,0xE1,0xFC,0x00,0x00,0x0F,0xF0,0x7F,0x00,0x00, +0x07,0xF8,0x1F,0xC0,0x00,0x03,0xFE,0x07,0xF0,0x00, +0x01,0xFF,0x01,0xFC,0x00,0x00,0x7F,0x80,0x7F,0x00, +0x00,0x3F,0xC0,0x1F,0xC0,0x00,0x1F,0xF0,0x07,0xF0, +0x00,0x0F,0xF8,0x01,0xFC,0x00,0x03,0xFC,0x00,0x7F, +0x00,0x01,0xFE,0x00,0x1F,0xC0,0x00,0xFF,0x80,0x07, +0xF0,0x00,0x3F,0xC0,0x01,0xFC,0x00,0x1F,0xE0,0x00, +0x7F,0x00,0x0F,0xF8,0x00,0x1F,0xC0,0x07,0xFC,0x00, +0x07,0xF0,0x01,0xFE,0x00,0x01,0xFC,0x00,0xFF,0x00, +0x00,0x7F,0x00,0x7F,0xC0,0x00,0x1F,0xC0,0x3F,0xE0, +0x00,0x07,0xF0,0x1B,0xFF,0xFF,0xFF,0xFF,0xFF,0xD0, +0x00,0x00,0x01,0xFC,0x06,0x80,0x00,0x00,0x0F,0xE0, +0x00,0x09,0x9E,0x13,0xFA,0xE8,0x01,0xFF,0xFF,0xFF, +0xE2,0xC0,0xFF,0xFF,0xFF,0xF8,0x01,0xFC,0x00,0x00, +0x01,0x60,0xFE,0x00,0x00,0x00,0x03,0xFC,0x00,0x00, +0x00,0xA0,0xFE,0x00,0x00,0x00,0x03,0xFC,0x00,0x00, +0x00,0x07,0xF0,0x1F,0xE0,0x00,0x0F,0xE1,0xFF,0xF0, +0x00,0x1F,0xCF,0xFF,0xF8,0x00,0x3F,0xFF,0xFF,0xFC, +0x00,0xFF,0xFF,0xFF,0xFC,0x01,0xFF,0xFF,0xFF,0xFC, +0x03,0xFF,0xFF,0xFF,0xFC,0x07,0xFF,0xC0,0x3F,0xF8, +0x0F,0xFC,0x00,0x1F,0xF8,0x3F,0xF0,0x00,0x0F,0xF8, +0x7F,0xC0,0x00,0x0F,0xF0,0xFF,0x00,0x00,0x0F,0xF0, +0x3C,0x00,0x00,0x1F,0xE8,0x00,0x00,0x00,0x03,0xF8, +0x00,0x00,0x00,0x07,0xFE,0x80,0x00,0x00,0x00,0xFE, +0x1E,0x00,0x00,0x01,0xFD,0xFC,0x00,0x00,0x07,0xFC, +0x7F,0x80,0x00,0x01,0xFC,0x7F,0x00,0x00,0x07,0xF8, +0xFF,0x00,0x00,0x0F,0xE1,0xFE,0x00,0x00,0x3F,0xC1, +0xFE,0x00,0x00,0xFF,0x03,0xFE,0x00,0x03,0xFE,0x03, +0xFE,0x00,0x0F,0xF8,0x07,0xFF,0x80,0xFF,0xF0,0x07, +0xFF,0xFF,0xFF,0xC0,0x07,0xFF,0xFF,0xFF,0x00,0x07, +0xFF,0xFF,0xFC,0x00,0x07,0xFF,0xFF,0xF0,0x00,0x07, +0xFF,0xFF,0x80,0x00,0x03,0xFF,0xFC,0x00,0x00,0x00, +0x7F,0xC0,0x00,0x00,0x0A,0x1E,0x8B,0xFA,0xE0,0x00, +0x03,0xFE,0x00,0x00,0x00,0x0F,0xFF,0xF0,0x00,0x00, +0x1F,0xFF,0xFC,0x00,0x00,0x3F,0xFF,0xFF,0x80,0x00, +0x3F,0xFF,0xFF,0xE0,0x00,0x3F,0xFF,0xFF,0xF8,0x00, +0x3F,0xFF,0xFF,0xFE,0x00,0x3F,0xFC,0x07,0xFF,0x00, +0x3F,0xF0,0x00,0xFF,0xC0,0x1F,0xF0,0x00,0x1F,0xF0, +0x1F,0xF0,0x00,0x07,0xF8,0x0F,0xF0,0x00,0x03,0xFC, +0x0F,0xF0,0x00,0x00,0xFF,0x07,0xF0,0x00,0x00,0x7F, +0x87,0xF8,0x00,0x00,0x1F,0xC3,0xF8,0x00,0x00,0x0F, +0x01,0xFC,0x00,0x00,0x00,0x05,0x3F,0x80,0x00,0x00, +0x00,0x1F,0xC0,0x0F,0xF0,0x00,0x0F,0xC0,0x3F,0xFF, +0x00,0x0F,0xE0,0x7F,0xFF,0xE0,0x07,0xF0,0xFF,0xFF, +0xF8,0x03,0xF8,0xFF,0xFF,0xFF,0x01,0xFC,0xFF,0xFF, +0xFF,0xC0,0xFE,0xFF,0xFF,0xFF,0xF0,0x7F,0xFF,0x80, +0x7F,0xF8,0x3F,0xFF,0x00,0x07,0xFE,0x1F,0xFE,0x00, +0x00,0xFF,0x8F,0xFE,0x00,0x00,0x3F,0xC7,0xFE,0x00, +0x00,0x0F,0xF3,0xFE,0x00,0x00,0x07,0xFA,0x3F,0xC0, +0x00,0x00,0x3F,0x9F,0xE0,0x00,0x00,0x1F,0xF3,0xFC, +0x00,0x00,0x00,0xFF,0x4F,0xC0,0x00,0x00,0x0F,0xE7, +0xF0,0x00,0x00,0x07,0xF3,0xF8,0x00,0x00,0x07,0xF0, +0xFC,0x00,0x00,0x03,0xF8,0x7F,0x00,0x00,0x01,0xFC, +0x3F,0xC0,0x00,0x01,0xFE,0x0F,0xE0,0x00,0x01,0xFE, +0x07,0xF8,0x00,0x01,0xFF,0x01,0xFE,0x00,0x01,0xFF, +0x00,0x7F,0xC0,0x01,0xFF,0x80,0x3F,0xF8,0x07,0xFF, +0x80,0x0F,0xFF,0xFF,0xFF,0x80,0x03,0xFF,0xFF,0xFF, +0x80,0x00,0xFF,0xFF,0xFF,0x80,0x00,0x3F,0xFF,0xFF, +0x80,0x00,0x07,0xFF,0xFF,0x80,0x00,0x00,0xFF,0xFF, +0x00,0x00,0x00,0x0F,0xF8,0x00,0x00,0x09,0x9D,0x90, +0x02,0xEC,0xFF,0xFF,0xFF,0xFF,0xFD,0xFF,0xFF,0xFF, +0xFF,0xF0,0x00,0x00,0x00,0x07,0xC0,0x00,0x00,0x00, +0x1F,0x80,0x00,0x00,0x00,0x7E,0x00,0x00,0x00,0x01, +0xF8,0x00,0x00,0x00,0x07,0xE0,0x00,0x00,0x00,0x1F, +0xC0,0x00,0x00,0x00,0x3F,0x00,0x00,0x00,0x00,0xFC, +0x00,0x00,0x00,0x03,0xF8,0x00,0x00,0x00,0x07,0xE0, +0x00,0x00,0x00,0x1F,0xC0,0x00,0x00,0x00,0x7F,0x00, +0x00,0x00,0x00,0xFC,0x00,0x00,0x00,0x03,0xF8,0x00, +0x00,0x00,0x07,0xE0,0x00,0x00,0x00,0x1F,0xC0,0x04, +0x00,0x00,0x0F,0xE0,0x01,0x00,0x00,0x07,0xF0,0x00, +0x40,0x00,0x03,0xF8,0x00,0x12,0x00,0x01,0xFC,0x00, +0x04,0x00,0x00,0xFE,0x00,0x01,0x20,0x00,0x7F,0x00, +0x00,0x48,0x00,0x3F,0x80,0x00,0x12,0x00,0x1F,0xC0, +0x00,0x05,0x00,0x0F,0xE0,0x00,0x00,0x00,0x3F,0xC0, +0x00,0x02,0xC0,0x0F,0xE0,0x00,0x00,0x00,0x3F,0xC0, +0x00,0x01,0x60,0x0F,0xE0,0x00,0x00,0x00,0x09,0x9E, +0x93,0xFA,0xE0,0x00,0x1F,0xF8,0x00,0x00,0x01,0xFF, +0xFE,0x00,0x00,0x0F,0xFF,0xFF,0x00,0x00,0x3F,0xFF, +0xFF,0x00,0x01,0xFF,0xFF,0xFF,0x00,0x03,0xFF,0xFF, +0xFF,0x00,0x0F,0xFF,0xFF,0xFF,0x00,0x3F,0xF8,0x07, +0xFF,0x00,0x7F,0xC0,0x03,0xFE,0x01,0xFF,0x00,0x03, +0xFE,0x03,0xFC,0x00,0x03,0xFC,0x0F,0xF0,0x00,0x03, +0xF8,0x1F,0xC0,0x00,0x07,0xF9,0x67,0xF0,0x00,0x00, +0xFE,0x0F,0xF0,0x00,0x03,0xFC,0x0F,0xE0,0x00,0x07, +0xF1,0x03,0xFC,0x00,0x03,0xFC,0x03,0xFE,0x00,0x1F, +0xF0,0x03,0xFF,0x00,0xFF,0xC0,0x03,0xFF,0xFF,0xFF, +0x00,0x03,0xFF,0xFF,0xFC,0x00,0x01,0xFF,0xFF,0xE0, +0x00,0x01,0xFF,0xFF,0x80,0x00,0x1F,0xFF,0xFF,0xC0, +0x00,0x7F,0xFF,0xFF,0xE0,0x01,0xFF,0xFF,0xFF,0xE0, +0x07,0xFF,0x00,0xFF,0xE0,0x1F,0xF0,0x00,0x7F,0xE0, +0x7F,0xC0,0x00,0x3F,0xE0,0xFF,0x00,0x00,0x3F,0xC3, +0xFC,0x00,0x00,0x3F,0xC7,0xF0,0x00,0x00,0x7F,0x8F, +0xE0,0x00,0x00,0x7F,0x3F,0xC0,0x00,0x00,0xFF,0xDF, +0xE0,0x00,0x00,0x1F,0xDF,0xE0,0x00,0x00,0x7F,0xC3, +0xF8,0x00,0x00,0x1F,0xC7,0xF8,0x00,0x00,0x7F,0x87, +0xF8,0x00,0x01,0xFE,0x0F,0xF8,0x00,0x07,0xFC,0x0F, +0xFC,0x00,0x1F,0xF0,0x1F,0xFE,0x01,0xFF,0xE0,0x1F, +0xFF,0xFF,0xFF,0x80,0x1F,0xFF,0xFF,0xFE,0x00,0x1F, +0xFF,0xFF,0xF8,0x00,0x1F,0xFF,0xFF,0xE0,0x00,0x0F, +0xFF,0xFF,0x00,0x00,0x07,0xFF,0xF8,0x00,0x00,0x01, +0xFF,0x80,0x00,0x09,0x9E,0x93,0xFA,0xE0,0x00,0x1F, +0xE0,0x00,0x00,0x01,0xFF,0xF8,0x00,0x00,0x0F,0xFF, +0xFC,0x00,0x00,0x7F,0xFF,0xFE,0x00,0x01,0xFF,0xFF, +0xFE,0x00,0x07,0xFF,0xFF,0xFE,0x00,0x1F,0xFF,0xFF, +0xFE,0x00,0x3F,0xFC,0x07,0xFE,0x00,0xFF,0xC0,0x03, +0xFE,0x03,0xFF,0x00,0x01,0xFC,0x07,0xFC,0x00,0x01, +0xFC,0x1F,0xF0,0x00,0x01,0xF8,0x3F,0xC0,0x00,0x03, +0xF8,0x7F,0x80,0x00,0x03,0xF0,0xFE,0x00,0x00,0x07, +0xE3,0xFC,0x00,0x00,0x0F,0xEA,0xFE,0x00,0x00,0x01, +0xFA,0xBF,0x80,0x00,0x00,0x7F,0x7F,0x00,0x00,0x01, +0xFE,0xFF,0x00,0x00,0x03,0xFC,0xFE,0x00,0x00,0x07, +0xFC,0x3F,0xC0,0x00,0x03,0xFE,0x3F,0xC0,0x00,0x0F, +0xFC,0x7F,0xC0,0x00,0x3F,0xF8,0x7F,0xE0,0x01,0xFF, +0xF0,0xFF,0xF0,0x0F,0xFF,0xE0,0xFF,0xFF,0xFF,0xDF, +0xC0,0xFF,0xFF,0xFF,0x3F,0x80,0xFF,0xFF,0xFC,0x7F, +0x00,0xFF,0xFF,0xF0,0xFE,0x00,0xFF,0xFF,0xC1,0xFC, +0x00,0x7F,0xFE,0x03,0xF0,0x00,0x1F,0xE0,0x07,0xEA, +0x00,0x00,0x00,0x03,0xF8,0x00,0x00,0x00,0x0F,0xE0, +0x3C,0x00,0x00,0x1F,0xC3,0xF8,0x00,0x00,0x3F,0x90, +0xFF,0x00,0x00,0x1F,0xC0,0xFE,0x00,0x00,0x7F,0x81, +0xFE,0x00,0x01,0xFE,0x03,0xFE,0x00,0x07,0xFC,0x03, +0xFE,0x00,0x1F,0xF0,0x07,0xFF,0x01,0xFF,0xC0,0x07, +0xFF,0xFF,0xFF,0x80,0x07,0xFF,0xFF,0xFE,0x00,0x07, +0xFF,0xFF,0xF8,0x00,0x07,0xFF,0xFF,0xC0,0x00,0x07, +0xFF,0xFF,0x00,0x00,0x03,0xFF,0xF8,0x00,0x00,0x00, +0xFF,0x80,0x00,0x00,0x01,0xD6,0x1C,0x01,0x7D,0xFF, +0xA0,0x34,0x06,0x80,0xD0,0x10,0x03,0x7F,0x80,0x01, +0xDC,0x9F,0x99,0x7D,0xFF,0xA0,0x34,0x06,0x80,0xD0, +0x10,0x03,0x7F,0xE0,0xF0,0xE1,0xE3,0xE8,0xF8,0x70, +0x20,0x09,0x93,0x94,0x53,0x00,0x00,0x00,0x00,0x00, +0x20,0x00,0x00,0x00,0x01,0xC0,0x00,0x00,0x00,0x1F, +0x80,0x00,0x00,0x00,0xFF,0x00,0x00,0x00,0x07,0xFE, +0x00,0x00,0x00,0x3F,0xFC,0x00,0x00,0x03,0xFF,0xF8, +0x00,0x00,0x1F,0xFF,0xE0,0x00,0x00,0xFF,0xFE,0x00, +0x00,0x07,0xFF,0xF0,0x00,0x00,0x3F,0xFF,0x00,0x00, +0x03,0xFF,0xF8,0x00,0x00,0x1F,0xFF,0x80,0x00,0x00, +0xFF,0xFC,0x00,0x00,0x07,0xFF,0xC0,0x00,0x00,0x7F, +0xFE,0x00,0x00,0x03,0xFF,0xE0,0x00,0x00,0x0F,0xFF, +0x00,0x00,0x00,0x1F,0xF8,0x00,0x00,0x00,0x3F,0x80, +0x00,0x00,0x00,0x7F,0xC0,0x00,0x00,0x00,0xFF,0xF0, +0x00,0x00,0x00,0xFF,0xF8,0x00,0x00,0x00,0x7F,0xFE, +0x00,0x00,0x00,0x1F,0xFF,0x00,0x00,0x00,0x0F,0xFF, +0xC0,0x00,0x00,0x07,0xFF,0xE0,0x00,0x00,0x03,0xFF, +0xF8,0x00,0x00,0x00,0xFF,0xFC,0x00,0x00,0x00,0x7F, +0xFF,0x00,0x00,0x00,0x3F,0xFF,0x80,0x00,0x00,0x1F, +0xFF,0xE0,0x00,0x00,0x0F,0xFF,0xE0,0x00,0x00,0x03, +0xFF,0xC0,0x00,0x00,0x01,0xFF,0x80,0x00,0x00,0x00, +0xFF,0x00,0x00,0x00,0x00,0x7E,0x00,0x00,0x00,0x00, +0x1C,0x00,0x00,0x00,0x00,0x08,0x09,0xCC,0x90,0x8B, +0x0D,0xFF,0xFF,0xFF,0xFF,0xFF,0xA0,0x00,0x00,0x00, +0x00,0x28,0x00,0x00,0x00,0x00,0x06,0xFF,0xFF,0xFF, +0xFF,0xFF,0x09,0x93,0x94,0x53,0x04,0x00,0x00,0x00, +0x00,0x0E,0x00,0x00,0x00,0x00,0x1F,0x80,0x00,0x00, +0x00,0x3F,0xC0,0x00,0x00,0x00,0x7F,0xE0,0x00,0x00, +0x00,0xFF,0xF0,0x00,0x00,0x01,0xFF,0xFC,0x00,0x00, +0x01,0xFF,0xFE,0x00,0x00,0x00,0x7F,0xFF,0x00,0x00, +0x00,0x3F,0xFF,0x80,0x00,0x00,0x0F,0xFF,0xC0,0x00, +0x00,0x07,0xFF,0xF0,0x00,0x00,0x01,0xFF,0xF8,0x00, +0x00,0x00,0xFF,0xFC,0x00,0x00,0x00,0x3F,0xFE,0x00, +0x00,0x00,0x1F,0xFF,0x80,0x00,0x00,0x07,0xFF,0xC0, +0x00,0x00,0x03,0xFF,0xC0,0x00,0x00,0x00,0xFF,0x80, +0x00,0x00,0x00,0x7F,0x00,0x00,0x00,0x07,0xFE,0x00, +0x00,0x00,0x3F,0xFC,0x00,0x00,0x01,0xFF,0xF0,0x00, +0x00,0x1F,0xFF,0x80,0x00,0x00,0xFF,0xF8,0x00,0x00, +0x0F,0xFF,0xC0,0x00,0x00,0x7F,0xFE,0x00,0x00,0x07, +0xFF,0xF0,0x00,0x00,0x3F,0xFF,0x00,0x00,0x03,0xFF, +0xF8,0x00,0x00,0x1F,0xFF,0xC0,0x00,0x01,0xFF,0xFE, +0x00,0x00,0x07,0xFF,0xF0,0x00,0x00,0x0F,0xFF,0x00, +0x00,0x00,0x1F,0xF8,0x00,0x00,0x00,0x3F,0xC0,0x00, +0x00,0x00,0x7E,0x00,0x00,0x00,0x00,0xE0,0x00,0x00, +0x00,0x01,0x00,0x00,0x00,0x00,0x00,0x09,0x9E,0x90, +0x02,0xE0,0x00,0x1F,0xF8,0x00,0x00,0x01,0xFF,0xFE, +0x00,0x00,0x0F,0xFF,0xFF,0x80,0x00,0x7F,0xFF,0xFF, +0x80,0x01,0xFF,0xFF,0xFF,0x80,0x07,0xFF,0xFF,0xFF, +0x80,0x1F,0xFF,0xFF,0xFF,0x80,0x3F,0xFC,0x07,0xFF, +0x80,0xFF,0xC0,0x03,0xFF,0x83,0xFF,0x00,0x01,0xFF, +0x07,0xFC,0x00,0x01,0xFF,0x1F,0xF0,0x00,0x01,0xFE, +0x3F,0xC0,0x00,0x03,0xFC,0x7F,0x80,0x00,0x03,0xFC, +0xFE,0x00,0x00,0x07,0xFC,0x7F,0x80,0x00,0x00,0xFE, +0xFE,0x00,0x00,0x01,0xFC,0x3C,0x00,0x00,0x03,0xFC, +0x00,0x00,0x00,0x00,0xFF,0x00,0x00,0x00,0x00,0x7F, +0x00,0x00,0x00,0x01,0xFE,0x00,0x00,0x00,0x07,0xF8, +0x00,0x00,0x00,0x1F,0xF0,0x00,0x00,0x00,0x7F,0xC0, +0x00,0x00,0x01,0xFF,0x00,0x00,0x00,0x07,0xFC,0x00, +0x00,0x00,0x1F,0xF0,0x00,0x00,0x00,0x7F,0xC0,0x00, +0x00,0x01,0xFF,0x00,0x00,0x00,0x07,0xFC,0x00,0x00, +0x00,0x1F,0xF0,0x00,0x00,0x00,0x7F,0xC0,0x00,0x00, +0x01,0xFF,0x00,0x00,0x00,0x03,0xFC,0x00,0x10,0x00, +0x01,0xFE,0x00,0x00,0x00,0x03,0xF8,0x00,0x08,0x00, +0x01,0xFE,0x00,0x03,0x00,0x00,0x7F,0x00,0x00,0xC0, +0x00,0x00,0x00,0x00,0x34,0x00,0x07,0xF0,0x00,0x00, +0x13,0x67,0x17,0x7D,0x40,0x00,0x00,0x00,0x03,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xFF, +0xFE,0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xFF, +0xFF,0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xFF,0xFF, +0xFF,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0xFF,0xFF, +0xFF,0x00,0x00,0x00,0x00,0x03,0xFF,0xFF,0xFF,0xFF, +0xFF,0x00,0x00,0x00,0x00,0x3F,0xFF,0xFF,0xFF,0xFF, +0xFE,0x00,0x00,0x00,0x01,0xFF,0xFF,0x80,0x07,0xFF, +0xFE,0x00,0x00,0x00,0x0F,0xFF,0xC0,0x00,0x01,0xFF, +0xFC,0x00,0x00,0x00,0xFF,0xF8,0x00,0x00,0x00,0xFF, +0xF8,0x00,0x00,0x07,0xFF,0x80,0x00,0x00,0x00,0xFF, +0xF0,0x00,0x00,0x3F,0xF8,0x00,0x00,0x00,0x00,0xFF, +0xE0,0x00,0x01,0xFF,0xC0,0x00,0x00,0x00,0x00,0xFF, +0x80,0x00,0x07,0xFC,0x00,0x00,0x00,0x00,0x01,0xFF, +0x00,0x00,0x3F,0xE0,0x00,0x00,0x00,0x00,0x03,0xFE, +0x00,0x01,0xFF,0x00,0x00,0x00,0x00,0x00,0x07,0xF8, +0x00,0x0F,0xF8,0x00,0x01,0xFC,0x00,0x00,0x0F,0xF0, +0x00,0x3F,0xC0,0x00,0x3F,0xFE,0x03,0xF8,0x1F,0xE0, +0x01,0xFE,0x00,0x03,0xFF,0xFC,0x0F,0xE0,0x3F,0x80, +0x07,0xF0,0x00,0x1F,0xFF,0xFC,0x3F,0x00,0xFF,0x00, +0x3F,0x80,0x01,0xFF,0xFF,0xF8,0xFC,0x01,0xFC,0x00, +0xFE,0x00,0x0F,0xFF,0xFF,0xF7,0xF0,0x07,0xF0,0x07, +0xF0,0x00,0x7F,0xFF,0xFF,0xDF,0xC0,0x0F,0xE0,0x1F, +0x80,0x03,0xFF,0xC0,0xFF,0xFF,0x00,0x3F,0x80,0xFE, +0x00,0x1F,0xF8,0x00,0xFF,0xF8,0x00,0x7E,0x03,0xF0, +0x00,0x7F,0xC0,0x00,0xFF,0xE0,0x01,0xF8,0x0F,0xC0, +0x03,0xFE,0x00,0x01,0xFF,0x80,0x07,0xF0,0x7F,0x00, +0x1F,0xF0,0x00,0x07,0xFE,0x00,0x0F,0xC1,0xF8,0x00, +0x7F,0x80,0x00,0x0F,0xF8,0x00,0x3F,0x07,0xE0,0x03, +0xFC,0x00,0x00,0x3F,0xC0,0x00,0xFC,0x3F,0x00,0x0F, +0xF0,0x00,0x00,0x7F,0x00,0x03,0xF2,0x1F,0x80,0x0F, +0xF0,0x00,0x00,0x3F,0x80,0x01,0xF8,0x7E,0x00,0x3F, +0x80,0x00,0x00,0xFE,0x00,0x07,0xE1,0xF8,0x01,0xFE, +0x00,0x00,0x03,0xF0,0x00,0x1F,0x91,0xF8,0x00,0xFE, +0x00,0x00,0x01,0xF8,0x00,0x0F,0xC7,0xE0,0x07,0xF8, +0x00,0x00,0x07,0xE0,0x00,0x7F,0x1F,0x80,0x1F,0xC0, +0x00,0x00,0x1F,0x80,0x01,0xF8,0x7E,0x00,0x7F,0x00, +0x00,0x00,0xFC,0x00,0x07,0xE2,0x3F,0x00,0x3F,0x80, +0x00,0x00,0x7E,0x00,0x07,0xF0,0xFC,0x00,0xFE,0x00, +0x00,0x03,0xF8,0x00,0x1F,0x83,0xF0,0x03,0xF8,0x00, +0x00,0x0F,0xC0,0x00,0xFE,0x0F,0xC0,0x0F,0xE0,0x00, +0x00,0x7F,0x00,0x03,0xF0,0x3F,0x00,0x3F,0x80,0x00, +0x01,0xFC,0x00,0x1F,0xC0,0xFC,0x00,0xFE,0x00,0x00, +0x0F,0xF0,0x00,0xFE,0x03,0xF8,0x01,0xFC,0x00,0x00, +0x3F,0xC0,0x03,0xF8,0x07,0xE0,0x07,0xF0,0x00,0x01, +0xFE,0x00,0x1F,0xC0,0x1F,0x80,0x1F,0xE0,0x00,0x0F, +0xF8,0x00,0xFF,0x00,0x7E,0x00,0x7F,0x80,0x00,0x7F, +0xE0,0x07,0xF8,0x01,0xFC,0x00,0xFF,0x00,0x07,0xFF, +0x80,0x7F,0xC0,0x07,0xF0,0x03,0xFE,0x00,0x3F,0xFE, +0x03,0xFE,0x00,0x0F,0xC0,0x07,0xFE,0x07,0xFF,0xFC, +0x3F,0xF0,0x00,0x3F,0x80,0x1F,0xFF,0xFF,0xFF,0xFF, +0xFF,0x80,0x00,0xFE,0x00,0x3F,0xFF,0xFF,0xBF,0xFF, +0xFC,0x00,0x01,0xFC,0x00,0x7F,0xFF,0xFC,0xFF,0xFF, +0xE0,0x00,0x07,0xF0,0x00,0xFF,0xFF,0xC1,0xFF,0xFF, +0x00,0x00,0x0F,0xE0,0x01,0xFF,0xFE,0x07,0xFF,0xF0, +0x00,0x00,0x3F,0xC0,0x01,0xFF,0xE0,0x0F,0xFF,0x80, +0x0F,0xE0,0x7F,0x80,0x00,0xFE,0x00,0x0F,0xF0,0x00, +0x7F,0x01,0xFE,0x00,0x00,0x00,0x00,0x00,0x00,0x03, +0xFC,0x03,0xFE,0x00,0x00,0x00,0x00,0x00,0x00,0x1F, +0xE0,0x07,0xFC,0x00,0x00,0x00,0x00,0x00,0x00,0xFF, +0x00,0x1F,0xF8,0x00,0x00,0x00,0x00,0x00,0x0F,0xF8, +0x00,0x3F,0xF0,0x00,0x00,0x00,0x00,0x00,0x7F,0xC0, +0x00,0x7F,0xF0,0x00,0x00,0x00,0x00,0x07,0xFF,0x00, +0x00,0xFF,0xF0,0x00,0x00,0x00,0x00,0x7F,0xF0,0x00, +0x01,0xFF,0xF8,0x00,0x00,0x00,0x07,0xFF,0x80,0x00, +0x03,0xFF,0xFC,0x00,0x00,0x00,0xFF,0xFC,0x00,0x00, +0x03,0xFF,0xFF,0xC0,0x00,0x7F,0xFF,0xE0,0x00,0x00, +0x07,0xFF,0xFF,0xFF,0xFF,0xFF,0xFE,0x00,0x00,0x00, +0x07,0xFF,0xFF,0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x00, +0x07,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00, +0x07,0xFF,0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x00,0x00, +0x03,0xFF,0xFF,0xFF,0xFE,0x00,0x00,0x00,0x00,0x00, +0x00,0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00, +0x00,0x1F,0xFF,0xE0,0x00,0x00,0x00,0x0D,0xDE,0x00, +0x03,0x70,0x00,0x00,0x07,0xF0,0x00,0x00,0x08,0x00, +0x00,0x01,0xFF,0x00,0x00,0x01,0x20,0x00,0x00,0x7F, +0xF0,0x00,0x00,0x00,0x00,0x00,0xFF,0xF8,0x00,0x00, +0x00,0x00,0x00,0xFD,0xF8,0x00,0x00,0x20,0x00,0x00, +0x3F,0xBF,0x80,0x00,0x04,0x00,0x00,0x0F,0xE3,0xF8, +0x00,0x00,0x00,0x00,0x0F,0xC3,0xF8,0x00,0x00,0x80, +0x00,0x03,0xF8,0x3F,0x80,0x00,0x12,0x00,0x00,0xFE, +0x03,0xF8,0x00,0x02,0x00,0x00,0x3F,0x80,0x3F,0x80, +0x00,0x00,0x00,0x7F,0x80,0x3F,0xC0,0x00,0x40,0x00, +0x0F,0xE0,0x03,0xF8,0x00,0x08,0x00,0x03,0xF8,0x00, +0x3F,0x80,0x00,0x00,0x07,0xF8,0x00,0x3F,0xC0,0x01, +0x00,0x00,0xFE,0x00,0x03,0xF8,0x00,0x00,0x01,0xFE, +0x00,0x03,0xFC,0x00,0x00,0x01,0xFC,0x00,0x01,0xFC, +0x00,0x00,0x03,0xFC,0x00,0x01,0xFE,0x00,0x20,0x00, +0x7F,0x00,0x00,0x1F,0xC0,0x00,0x00,0xFF,0x00,0x00, +0x1F,0xE0,0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xE0,0x04, +0x80,0x3F,0xFF,0xFF,0xFF,0xFE,0x00,0x80,0x0F,0xFF, +0xFF,0xFF,0xFF,0xE0,0x00,0x1F,0xFF,0xFF,0xFF,0xFF, +0xF0,0x00,0x1F,0xE0,0x00,0x00,0x0F,0xF0,0x00,0x1F, +0xC0,0x00,0x00,0x07,0xF0,0x10,0x07,0xF8,0x00,0x00, +0x00,0xFF,0x02,0x41,0xFE,0x00,0x00,0x00,0x0F,0xF0, +0x40,0x7F,0x80,0x00,0x00,0x00,0xFF,0x00,0xFF,0x80, +0x00,0x00,0x00,0xFF,0x88,0x1F,0xE0,0x00,0x00,0x00, +0x0F,0xF1,0x07,0xF8,0x00,0x00,0x00,0x00,0xFF,0x0F, +0xF8,0x00,0x00,0x00,0x00,0xFF,0xA1,0xFE,0x00,0x00, +0x00,0x00,0x0F,0xF3,0xFE,0x00,0x00,0x00,0x00,0x0F, +0xFB,0xFC,0x00,0x00,0x00,0x00,0x07,0xF8,0x0B,0x1E, +0x1C,0x03,0x77,0xFF,0xFF,0xFF,0xC0,0x00,0x3F,0xFF, +0xFF,0xFF,0xC0,0x01,0xFF,0xFF,0xFF,0xFF,0xC0,0x0F, +0xFF,0xFF,0xFF,0xFF,0x00,0x7F,0xFF,0xFF,0xFF,0xFC, +0x03,0xFF,0xFF,0xFF,0xFF,0xF0,0x1F,0xFF,0xFF,0xFF, +0xFF,0xC0,0xFF,0x00,0x00,0x1F,0xFF,0x07,0xF8,0x00, +0x00,0x1F,0xF8,0x3F,0xC0,0x00,0x00,0x7F,0xE1,0xFE, +0x00,0x00,0x01,0xFF,0x0F,0xF0,0x00,0x00,0x07,0xF8, +0x7F,0x80,0x00,0x00,0x3F,0xE6,0x7F,0x80,0x00,0x00, +0x1F,0xE4,0x7F,0x80,0x00,0x00,0x3F,0xC3,0xFC,0x00, +0x00,0x03,0xFC,0x1F,0xE0,0x00,0x00,0x3F,0xE0,0xFF, +0x00,0x00,0x03,0xFE,0x07,0xF8,0x00,0x00,0xFF,0xE0, +0x3F,0xFF,0xFF,0xFF,0xFE,0x01,0xFF,0xFF,0xFF,0xFF, +0xE0,0x0F,0xFF,0xFF,0xFF,0xFC,0x00,0x7F,0xFF,0xFF, +0xFF,0xF0,0x03,0xFF,0xFF,0xFF,0xFF,0xE0,0x1F,0xFF, +0xFF,0xFF,0xFF,0x80,0xFF,0xFF,0xFF,0xFF,0xFF,0x07, +0xF8,0x00,0x00,0x7F,0xF8,0x3F,0xC0,0x00,0x00,0x7F, +0xE1,0xFE,0x00,0x00,0x00,0xFF,0x8F,0xF0,0x00,0x00, +0x03,0xFC,0x7F,0x80,0x00,0x00,0x1F,0xF3,0xFC,0x00, +0x00,0x00,0x7F,0x9F,0xE0,0x00,0x00,0x03,0xFF,0xBF, +0xE0,0x00,0x00,0x01,0xFE,0xFF,0x00,0x00,0x00,0x1F, +0xF7,0xF8,0x00,0x00,0x00,0xFF,0x47,0xF8,0x00,0x00, +0x01,0xFF,0x3F,0xC0,0x00,0x00,0x1F,0xF1,0xFE,0x00, +0x00,0x03,0xFF,0x8F,0xF0,0x00,0x00,0xFF,0xF8,0x8F, +0xFF,0xFF,0xFF,0xFF,0xF0,0x7F,0xFF,0xFF,0xFF,0xFF, +0x03,0xFF,0xFF,0xFF,0xFF,0xE0,0x1F,0xFF,0xFF,0xFF, +0xFE,0x00,0xFF,0xFF,0xFF,0xFF,0x80,0x07,0xFF,0xFF, +0xFF,0xC0,0x00,0x00,0x0D,0x1F,0x13,0xFB,0xC0,0x00, +0x00,0x1F,0xFC,0x00,0x00,0x00,0x00,0x0F,0xFF,0xFE, +0x00,0x00,0x00,0x01,0xFF,0xFF,0xFC,0x00,0x00,0x00, +0x3F,0xFF,0xFF,0xF8,0x00,0x00,0x07,0xFF,0xFF,0xFF, +0xE0,0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xC0,0x00,0x0F, +0xFF,0xFF,0xFF,0xFF,0x00,0x00,0xFF,0xFE,0x00,0xFF, +0xFC,0x00,0x0F,0xFF,0x00,0x00,0xFF,0xE0,0x00,0x7F, +0xE0,0x00,0x03,0xFF,0x80,0x07,0xFE,0x00,0x00,0x07, +0xFE,0x00,0x7F,0xE0,0x00,0x00,0x1F,0xF0,0x07,0xFE, +0x00,0x00,0x00,0x7F,0xC0,0x3F,0xE0,0x00,0x00,0x03, +0xFF,0x03,0xFE,0x00,0x00,0x00,0x0F,0xF8,0x1F,0xE0, +0x00,0x00,0x00,0x7F,0xC1,0xFF,0x00,0x00,0x00,0x01, +0xFF,0x0F,0xF0,0x00,0x00,0x00,0x0F,0xF8,0x7F,0x80, +0x00,0x00,0x00,0x3C,0x07,0xFC,0x00,0x00,0x00,0x00, +0x00,0xA7,0xF8,0x00,0x00,0x00,0x00,0x00,0x7F,0xC0, +0x00,0x00,0x00,0x00,0x06,0xFF,0x80,0x00,0x00,0x00, +0x00,0x05,0xFF,0x80,0x00,0x00,0x00,0x00,0x04,0xBF, +0xC0,0x00,0x00,0x00,0x00,0x01,0xFE,0x00,0x00,0x00, +0x00,0x38,0x0F,0xF0,0x00,0x00,0x00,0x01,0xFD,0x07, +0xF8,0x00,0x00,0x00,0x03,0xFE,0x3F,0xC0,0x00,0x00, +0x00,0x1F,0xE8,0x1F,0xE0,0x00,0x00,0x00,0x3F,0xE0, +0xFF,0x80,0x00,0x00,0x03,0xFE,0x03,0xFE,0x00,0x00, +0x00,0x3F,0xF0,0x1F,0xF8,0x00,0x00,0x01,0xFF,0x00, +0x7F,0xE0,0x00,0x00,0x1F,0xF8,0x01,0xFF,0x80,0x00, +0x01,0xFF,0x80,0x0F,0xFE,0x00,0x00,0x3F,0xF8,0x00, +0x3F,0xFC,0x00,0x07,0xFF,0xC0,0x00,0xFF,0xFC,0x01, +0xFF,0xFC,0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xC0,0x00, +0x0F,0xFF,0xFF,0xFF,0xFC,0x00,0x00,0x3F,0xFF,0xFF, +0xFF,0x80,0x00,0x00,0x7F,0xFF,0xFF,0xF8,0x00,0x00, +0x00,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x01,0xFF,0xFF, +0xE0,0x00,0x00,0x00,0x00,0xFF,0xF0,0x00,0x00,0x0C, +0x5E,0x1C,0x03,0xC7,0xFF,0xFF,0xFF,0xC0,0x00,0x01, +0xFF,0xFF,0xFF,0xFF,0x00,0x00,0x7F,0xFF,0xFF,0xFF, +0xF8,0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0x00,0x07,0xFF, +0xFF,0xFF,0xFF,0xF0,0x01,0xFF,0xFF,0xFF,0xFF,0xFE, +0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0xC0,0x1F,0xE0,0x00, +0x01,0xFF,0xF8,0x07,0xF8,0x00,0x00,0x0F,0xFF,0x01, +0xFE,0x00,0x00,0x00,0xFF,0xE0,0x7F,0x80,0x00,0x00, +0x1F,0xF8,0x1F,0xE0,0x00,0x00,0x03,0xFF,0x07,0xF8, +0x00,0x00,0x00,0x7F,0xC1,0xFE,0x00,0x00,0x00,0x0F, +0xF8,0x7F,0x80,0x00,0x00,0x01,0xFE,0x1F,0xE0,0x00, +0x00,0x00,0x7F,0xC8,0xFF,0x00,0x00,0x00,0x01,0xFE, +0x3F,0xC0,0x00,0x00,0x00,0x7F,0xD5,0xFE,0x00,0x00, +0x00,0x01,0xFE,0xDF,0xF0,0x00,0x00,0x00,0x07,0xFE, +0x7F,0x80,0x00,0x00,0x00,0x3F,0xDF,0xE0,0x00,0x00, +0x00,0x1F,0xFA,0xFF,0x00,0x00,0x00,0x00,0xFF,0x3F, +0xC0,0x00,0x00,0x00,0x7F,0xD1,0xFE,0x00,0x00,0x00, +0x03,0xFC,0x7F,0x80,0x00,0x00,0x01,0xFF,0x1F,0xE0, +0x00,0x00,0x00,0x7F,0x87,0xF8,0x00,0x00,0x00,0x3F, +0xE1,0xFE,0x00,0x00,0x00,0x1F,0xF0,0x7F,0x80,0x00, +0x00,0x0F,0xFC,0x1F,0xE0,0x00,0x00,0x07,0xFE,0x07, +0xF8,0x00,0x00,0x03,0xFF,0x01,0xFE,0x00,0x00,0x03, +0xFF,0xC0,0x7F,0x80,0x00,0x0F,0xFF,0xE0,0x1F,0xFF, +0xFF,0xFF,0xFF,0xF0,0x07,0xFF,0xFF,0xFF,0xFF,0xF8, +0x01,0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x7F,0xFF,0xFF, +0xFF,0xFC,0x00,0x1F,0xFF,0xFF,0xFF,0xFC,0x00,0x07, +0xFF,0xFF,0xFF,0xFC,0x00,0x01,0xFF,0xFF,0xFF,0xE0, +0x00,0x00,0x0B,0x1E,0x1C,0x03,0x7D,0xFF,0xFF,0xFF, +0xFF,0xFF,0xED,0xFF,0x00,0x00,0x00,0x00,0x0D,0xFF, +0x00,0x00,0x00,0x00,0x0A,0xFF,0x00,0x00,0x00,0x00, +0x0D,0xFF,0xFF,0xFF,0xFF,0xFF,0x8D,0xFF,0x00,0x00, +0x00,0x00,0x0D,0xFF,0x00,0x00,0x00,0x00,0x0D,0xFF, +0x00,0x00,0x00,0x00,0x0D,0xFF,0xFF,0xFF,0xFF,0xFF, +0xF0,0x0A,0x1E,0x1C,0x03,0x3D,0xFF,0xFF,0xFF,0xFF, +0xFF,0xDF,0xF0,0x00,0x00,0x00,0x0D,0xFF,0x00,0x00, +0x00,0x00,0xBF,0xF0,0x00,0x00,0x00,0x0D,0xFF,0xFF, +0xFF,0xFF,0xE0,0xDF,0xF0,0x00,0x00,0x00,0x0D,0xFF, +0x00,0x00,0x00,0x00,0xDF,0xF0,0x00,0x00,0x00,0x0C, +0xFF,0x00,0x00,0x00,0x00,0x0E,0x1F,0x13,0xFC,0x10, +0x00,0x00,0x07,0xFF,0x80,0x00,0x00,0x00,0x00,0x3F, +0xFF,0xFC,0x00,0x00,0x00,0x00,0xFF,0xFF,0xFF,0xC0, +0x00,0x00,0x01,0xFF,0xFF,0xFF,0xF8,0x00,0x00,0x03, +0xFF,0xFF,0xFF,0xFF,0x00,0x00,0x07,0xFF,0xFF,0xFF, +0xFF,0xC0,0x00,0x07,0xFF,0xFF,0xFF,0xFF,0xF0,0x00, +0x07,0xFF,0xF8,0x01,0xFF,0xFC,0x00,0x07,0xFF,0xC0, +0x00,0x1F,0xFF,0x00,0x07,0xFF,0x80,0x00,0x03,0xFF, +0xC0,0x07,0xFF,0x00,0x00,0x00,0x7F,0xE0,0x03,0xFF, +0x00,0x00,0x00,0x1F,0xF8,0x03,0xFF,0x00,0x00,0x00, +0x07,0xFC,0x03,0xFF,0x00,0x00,0x00,0x01,0xFF,0x01, +0xFF,0x00,0x00,0x00,0x00,0x7F,0x81,0xFF,0x00,0x00, +0x00,0x00,0x3F,0xC0,0xFF,0x80,0x00,0x00,0x00,0x0F, +0xF0,0x7F,0x80,0x00,0x00,0x00,0x07,0xF8,0x7F,0xC0, +0x00,0x00,0x00,0x03,0xE0,0x3F,0xC0,0x00,0x00,0x00, +0x00,0x00,0x3F,0xE0,0x00,0x00,0x00,0x00,0x00,0x53, +0xFC,0x00,0x00,0x00,0x00,0x00,0x05,0xFF,0x80,0x00, +0x00,0x00,0x00,0x00,0x6F,0xF8,0x00,0x00,0x1F,0xFF, +0xFF,0xFB,0xFE,0x00,0x00,0x00,0x00,0x03,0xFE,0x5F, +0xE0,0x00,0x00,0x00,0x00,0x3F,0xCF,0xF8,0x00,0x00, +0x00,0x00,0x1F,0xF0,0x7F,0x80,0x00,0x00,0x00,0x01, +0xFE,0x3F,0xE0,0x00,0x00,0x00,0x00,0xFF,0x0F,0xF0, +0x00,0x00,0x00,0x00,0x7F,0x87,0xFC,0x00,0x00,0x00, +0x00,0x3F,0xC1,0xFF,0x00,0x00,0x00,0x00,0x1F,0xE0, +0xFF,0xC0,0x00,0x00,0x00,0x0F,0xF0,0x3F,0xF0,0x00, +0x00,0x00,0x0F,0xF8,0x0F,0xFC,0x00,0x00,0x00,0x1F, +0xFC,0x07,0xFF,0x00,0x00,0x00,0x1F,0xFE,0x01,0xFF, +0xE0,0x00,0x00,0x3F,0xFF,0x00,0x7F,0xFC,0x00,0x00, +0xFF,0xFF,0x00,0x1F,0xFF,0xE0,0x07,0xFF,0xFE,0x00, +0x07,0xFF,0xFF,0xFF,0xFF,0xFE,0x00,0x00,0xFF,0xFF, +0xFF,0xFF,0xFC,0x00,0x00,0x3F,0xFF,0xFF,0xFF,0xF8, +0x00,0x00,0x07,0xFF,0xFF,0xFF,0xF8,0x00,0x00,0x00, +0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x00,0x0F,0xFF,0xFF, +0x80,0x00,0x00,0x00,0x00,0x3F,0xFC,0x00,0x00,0x00, +0x0B,0x9E,0x1C,0x03,0xCD,0xFF,0x00,0x00,0x00,0x03, +0xFF,0x7F,0xC0,0x00,0x00,0x00,0xFF,0xDF,0xF0,0x00, +0x00,0x00,0x3F,0xEB,0xFC,0x00,0x00,0x00,0x0F,0xFD, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x7F,0xC0,0x00,0x00, +0x00,0xFF,0xDF,0xF0,0x00,0x00,0x00,0x3F,0xF7,0xFC, +0x00,0x00,0x00,0x0F,0xFD,0xFF,0x00,0x00,0x00,0x03, +0xFC,0x02,0x1E,0x1C,0x01,0x7D,0xFF,0xDF,0xFD,0xFF, +0xDF,0xFD,0xFF,0xDF,0xFD,0xFF,0xDF,0xFA,0xFF,0x08, +0x1E,0x8F,0xFA,0xAD,0x00,0x00,0x00,0xFF,0xD0,0x00, +0x00,0x0F,0xFD,0x00,0x00,0x00,0xFF,0xD0,0x00,0x00, +0x0F,0xFD,0x00,0x00,0x00,0xFF,0xD0,0x00,0x00,0x0F, +0xF0,0x78,0x00,0x07,0xFD,0x7F,0x80,0x00,0x7F,0xBF, +0xE0,0x00,0x3F,0xDF,0xF0,0x00,0x3F,0xC7,0xF8,0x00, +0x1F,0xE3,0xFE,0x00,0x0F,0xF1,0xFF,0x00,0x0F,0xF8, +0xFF,0xC0,0x0F,0xF8,0x3F,0xF8,0x1F,0xFC,0x1F,0xFF, +0xFF,0xFC,0x07,0xFF,0xFF,0xFC,0x01,0xFF,0xFF,0xFE, +0x00,0x7F,0xFF,0xFE,0x00,0x1F,0xFF,0xFC,0x00,0x03, +0xFF,0xF8,0x00,0x00,0x3F,0xE0,0x00,0x0C,0x5E,0x1C, +0x03,0x77,0xF8,0x00,0x00,0x00,0x7F,0xF1,0xFE,0x00, +0x00,0x00,0x3F,0xF8,0x7F,0x80,0x00,0x00,0x1F,0xFC, +0x1F,0xE0,0x00,0x00,0x0F,0xFE,0x07,0xF8,0x00,0x00, +0x07,0xFF,0x01,0xFE,0x00,0x00,0x03,0xFF,0x80,0x7F, +0x80,0x00,0x01,0xFF,0xC0,0x1F,0xE0,0x00,0x00,0xFF, +0xE0,0x07,0xF8,0x00,0x00,0x7F,0xF0,0x01,0xFE,0x00, +0x00,0x3F,0xF8,0x00,0x7F,0x80,0x00,0x1F,0xFC,0x00, +0x1F,0xE0,0x00,0x0F,0xFE,0x00,0x07,0xF8,0x00,0x07, +0xFF,0x00,0x01,0xFE,0x00,0x03,0xFF,0x80,0x00,0x7F, +0x80,0x01,0xFF,0xC0,0x00,0x1F,0xE0,0x00,0xFF,0xE0, +0x00,0x07,0xF8,0x00,0x7F,0xF0,0x00,0x01,0xFE,0x00, +0x3F,0xF8,0x00,0x00,0x7F,0x80,0x1F,0xFC,0x00,0x00, +0x1F,0xE0,0x0F,0xFE,0x00,0x00,0x07,0xF8,0x07,0xFF, +0x00,0x00,0x01,0xFE,0x03,0xFF,0x80,0x00,0x00,0x7F, +0x81,0xFF,0xC0,0x00,0x00,0x1F,0xE0,0xFF,0xE0,0x00, +0x00,0x07,0xF8,0x7F,0xF0,0x00,0x00,0x01,0xFE,0x3F, +0xFC,0x00,0x00,0x00,0x7F,0x9F,0xFF,0x80,0x00,0x00, +0x1F,0xEF,0xFF,0xE0,0x00,0x00,0x07,0xFF,0xFF,0xFC, +0x00,0x00,0x01,0xFF,0xFF,0xFF,0x80,0x00,0x00,0x7F, +0xFF,0xFF,0xF0,0x00,0x00,0x1F,0xFF,0xE7,0xFC,0x00, +0x00,0x07,0xFF,0xF1,0xFF,0x80,0x00,0x01,0xFF,0xF8, +0x3F,0xF0,0x00,0x00,0x7F,0xFC,0x07,0xFE,0x00,0x00, +0x1F,0xFE,0x00,0xFF,0x80,0x00,0x07,0xFF,0x00,0x3F, +0xF0,0x00,0x01,0xFF,0x80,0x07,0xFE,0x00,0x00,0x7F, +0xC0,0x00,0xFF,0xC0,0x00,0x1F,0xE0,0x00,0x1F,0xF0, +0x00,0x07,0xF8,0x00,0x07,0xFE,0x00,0x01,0xFE,0x00, +0x00,0xFF,0xC0,0x00,0x7F,0x80,0x00,0x1F,0xF8,0x00, +0x1F,0xE0,0x00,0x03,0xFE,0x00,0x07,0xF8,0x00,0x00, +0xFF,0xC0,0x01,0xFE,0x00,0x00,0x1F,0xF8,0x00,0x7F, +0x80,0x00,0x03,0xFF,0x00,0x1F,0xE0,0x00,0x00,0x7F, +0xE0,0x07,0xF8,0x00,0x00,0x0F,0xF8,0x01,0xFE,0x00, +0x00,0x03,0xFF,0x00,0x7F,0x80,0x00,0x00,0x7F,0xE0, +0x1F,0xE0,0x00,0x00,0x0F,0xFC,0x07,0xF8,0x00,0x00, +0x01,0xFF,0x01,0xFE,0x00,0x00,0x00,0x7F,0xE0,0x7F, +0x80,0x00,0x00,0x0F,0xFC,0x1F,0xE0,0x00,0x00,0x01, +0xFF,0x87,0xF8,0x00,0x00,0x00,0x3F,0xE1,0xFE,0x00, +0x00,0x00,0x0F,0xFC,0x7F,0x80,0x00,0x00,0x01,0xFF, +0x9F,0xE0,0x00,0x00,0x00,0x3F,0xF0,0x09,0x1E,0x1C, +0x02,0xED,0xFF,0x00,0x00,0x00,0x0D,0xFF,0x00,0x00, +0x00,0x0D,0xFF,0x00,0x00,0x00,0x0D,0xFF,0x00,0x00, +0x00,0x0D,0xFF,0x00,0x00,0x00,0x0D,0xFF,0x00,0x00, +0x00,0x0D,0xFF,0x00,0x00,0x00,0x0A,0xFF,0x00,0x00, +0x00,0x0D,0xFF,0xFF,0xFF,0xFF,0xF0,0x0E,0x5E,0x18, +0x04,0x58,0xFF,0xF8,0x00,0x00,0x00,0x0F,0xFF,0xCF, +0xFF,0xE0,0x00,0x00,0x00,0xFF,0xFE,0x7F,0xFF,0x80, +0x00,0x00,0x0F,0xFF,0xEF,0xFF,0xF0,0x00,0x00,0x07, +0xFF,0xFC,0x7F,0xBF,0x80,0x00,0x00,0x3F,0xBF,0xDF, +0xEF,0xF0,0x00,0x00,0x0F,0xEF,0xF9,0xFF,0x3F,0x80, +0x00,0x00,0xFE,0x7F,0xCF,0xF8,0xFE,0x00,0x00,0x0F, +0xE3,0xFD,0xFE,0x3F,0xC0,0x00,0x07,0xF8,0xFF,0x8F, +0xF0,0xFE,0x00,0x00,0x3F,0x87,0xFB,0xFC,0x3F,0xC0, +0x00,0x1F,0xE1,0xFF,0x1F,0xE0,0xFE,0x00,0x00,0xFE, +0x0F,0xF7,0xF8,0x3F,0xC0,0x00,0x3F,0x83,0xFE,0x7F, +0xC0,0xFE,0x00,0x03,0xF8,0x1F,0xEF,0xF0,0x3F,0xC0, +0x01,0xFC,0x07,0xFC,0x7F,0x80,0xFE,0x00,0x0F,0xE0, +0x3F,0xDF,0xE0,0x3F,0xC0,0x07,0xF8,0x0F,0xF8,0xFF, +0x00,0xFE,0x00,0x3F,0x80,0x7F,0xBF,0xC0,0x3F,0xC0, +0x1F,0xE0,0x1F,0xF1,0xFE,0x00,0xFE,0x00,0xFE,0x00, +0xFF,0x7F,0x80,0x3F,0xC0,0x3F,0x80,0x3F,0xDF,0xE0, +0x0F,0xF0,0x1F,0xC0,0x0F,0xF8,0xFF,0x00,0x3F,0x80, +0xFE,0x00,0x7F,0xBF,0xC0,0x0F,0xF0,0x7F,0x80,0x1F, +0xF1,0xFE,0x00,0x3F,0x83,0xF8,0x00,0xFF,0x7F,0x80, +0x0F,0xF1,0xFE,0x00,0x3F,0xE3,0xFC,0x00,0x3F,0x8F, +0xE0,0x01,0xFE,0xFF,0x00,0x0F,0xF7,0xF8,0x00,0x7F, +0xBF,0xC0,0x03,0xFD,0xFC,0x00,0x1F,0xF1,0xFE,0x00, +0x0F,0xEF,0xE0,0x00,0xFF,0x7F,0x80,0x03,0xFF,0xF8, +0x00,0x3F,0xE7,0xFC,0x00,0x0F,0xFF,0x80,0x01,0xFF, +0x3F,0xE0,0x00,0x3F,0xF8,0x00,0x0F,0xF7,0xF8,0x00, +0x0F,0xFC,0x00,0x03,0xFD,0xFE,0x00,0x01,0xFF,0x00, +0x00,0xFF,0x0B,0x9E,0x1C,0x03,0xC8,0xFF,0x80,0x00, +0x00,0x03,0xFD,0xFF,0x80,0x00,0x00,0x07,0xFC,0x7F, +0xF0,0x00,0x00,0x01,0xFE,0xFF,0xF0,0x00,0x00,0x03, +0xFE,0x3F,0xFE,0x00,0x00,0x00,0xFF,0x7F,0xFE,0x00, +0x00,0x01,0xFF,0x1F,0xFF,0xC0,0x00,0x00,0x7F,0xBF, +0xFF,0xC0,0x00,0x00,0xFF,0x8F,0xFF,0xF8,0x00,0x00, +0x3F,0xDF,0xFF,0xF8,0x00,0x00,0x7F,0xBF,0xDF,0xF0, +0x00,0x00,0xFF,0x7F,0x9F,0xF0,0x00,0x01,0xFE,0xFF, +0x3F,0xF0,0x00,0x03,0xFD,0xFE,0x3F,0xE0,0x00,0x07, +0xFB,0xFC,0x3F,0xE0,0x00,0x0F,0xF7,0xF8,0x7F,0xE0, +0x00,0x1F,0xEF,0xF0,0x7F,0xC0,0x00,0x3F,0xDF,0xE0, +0xFF,0xC0,0x00,0x7F,0xBF,0xC0,0xFF,0xC0,0x00,0xFF, +0x7F,0x80,0xFF,0x80,0x01,0xFE,0xFF,0x01,0xFF,0x80, +0x03,0xFD,0xFE,0x01,0xFF,0x00,0x07,0xFB,0xFC,0x01, +0xFF,0x00,0x0F,0xF7,0xF8,0x03,0xFF,0x00,0x1F,0xEF, +0xF0,0x03,0xFE,0x00,0x3F,0xDF,0xE0,0x03,0xFE,0x00, +0x7F,0xBF,0xC0,0x07,0xFE,0x00,0xFF,0x7F,0x80,0x07, +0xFC,0x01,0xFE,0xFF,0x00,0x07,0xFC,0x03,0xFD,0xFE, +0x00,0x0F,0xFC,0x07,0xFB,0xFC,0x00,0x0F,0xF8,0x0F, +0xF7,0xF8,0x00,0x1F,0xF8,0x1F,0xEF,0xF0,0x00,0x1F, +0xF8,0x3F,0xDF,0xE0,0x00,0x1F,0xF0,0x7F,0xBF,0xC0, +0x00,0x3F,0xF0,0xFF,0x7F,0x80,0x00,0x3F,0xE1,0xFE, +0xFF,0x00,0x00,0x3F,0xE3,0xFD,0xFE,0x00,0x00,0x7F, +0xE7,0xFB,0xFC,0x00,0x00,0x7F,0xCF,0xF7,0xF8,0x00, +0x00,0x7F,0xDF,0xEF,0xF0,0x00,0x00,0xFF,0xFF,0xE3, +0xFC,0x00,0x00,0x1F,0xFF,0xF7,0xF8,0x00,0x00,0x1F, +0xFF,0xF1,0xFE,0x00,0x00,0x03,0xFF,0xFB,0xFC,0x00, +0x00,0x03,0xFF,0xF8,0xFF,0x00,0x00,0x00,0x7F,0xFD, +0xFE,0x00,0x00,0x00,0x7F,0xFC,0x7F,0x80,0x00,0x00, +0x0F,0xFE,0xFF,0x00,0x00,0x00,0x0F,0xFE,0x3F,0xC0, +0x00,0x00,0x01,0xFF,0x0E,0x5F,0x13,0xFC,0x10,0x00, +0x00,0x0F,0xFE,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF, +0xF8,0x00,0x00,0x00,0x00,0x7F,0xFF,0xFF,0xC0,0x00, +0x00,0x00,0x7F,0xFF,0xFF,0xFC,0x00,0x00,0x00,0x3F, +0xFF,0xFF,0xFF,0x80,0x00,0x00,0x3F,0xFF,0xFF,0xFF, +0xF8,0x00,0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0x00,0x00, +0x0F,0xFF,0xE0,0x0F,0xFF,0xE0,0x00,0x07,0xFF,0xC0, +0x00,0x7F,0xFC,0x00,0x03,0xFF,0xC0,0x00,0x07,0xFF, +0x80,0x01,0xFF,0xC0,0x00,0x00,0x7F,0xF0,0x00,0xFF, +0xE0,0x00,0x00,0x0F,0xFC,0x00,0x3F,0xE0,0x00,0x00, +0x01,0xFF,0x80,0x1F,0xF0,0x00,0x00,0x00,0x3F,0xF0, +0x07,0xF8,0x00,0x00,0x00,0x07,0xFC,0x03,0xFE,0x00, +0x00,0x00,0x00,0xFF,0x80,0xFF,0x00,0x00,0x00,0x00, +0x1F,0xE0,0x7F,0xC0,0x00,0x00,0x00,0x07,0xFC,0x83, +0xFC,0x00,0x00,0x00,0x00,0x1F,0xE1,0xFE,0x00,0x00, +0x00,0x00,0x07,0xFD,0x4F,0xF0,0x00,0x00,0x00,0x00, +0x1F,0xED,0xFF,0x00,0x00,0x00,0x00,0x00,0x7F,0xDF, +0xF8,0x00,0x00,0x00,0x00,0x03,0xFD,0xFE,0x00,0x00, +0x00,0x00,0x01,0xFF,0x97,0xF8,0x00,0x00,0x00,0x00, +0x0F,0xF1,0xFE,0x00,0x00,0x00,0x00,0x07,0xFD,0x07, +0xF8,0x00,0x00,0x00,0x00,0x3F,0xC1,0xFF,0x00,0x00, +0x00,0x00,0x1F,0xF0,0x3F,0xC0,0x00,0x00,0x00,0x07, +0xF8,0x0F,0xF8,0x00,0x00,0x00,0x03,0xFE,0x01,0xFF, +0x00,0x00,0x00,0x01,0xFF,0x00,0x7F,0xE0,0x00,0x00, +0x00,0xFF,0xC0,0x0F,0xF8,0x00,0x00,0x00,0x7F,0xE0, +0x01,0xFF,0x80,0x00,0x00,0x3F,0xF8,0x00,0x7F,0xF0, +0x00,0x00,0x1F,0xFC,0x00,0x0F,0xFE,0x00,0x00,0x0F, +0xFE,0x00,0x01,0xFF,0xE0,0x00,0x1F,0xFF,0x00,0x00, +0x3F,0xFF,0x80,0x3F,0xFF,0x80,0x00,0x07,0xFF,0xFF, +0xFF,0xFF,0xC0,0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xE0, +0x00,0x00,0x0F,0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x01, +0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x00,0x1F,0xFF,0xFF, +0xF0,0x00,0x00,0x00,0x00,0xFF,0xFF,0xE0,0x00,0x00, +0x00,0x00,0x03,0xFF,0x80,0x00,0x00,0x0B,0x1E,0x1C, +0x03,0x77,0xFF,0xFF,0xFF,0xE0,0x00,0x3F,0xFF,0xFF, +0xFF,0xF0,0x01,0xFF,0xFF,0xFF,0xFF,0xE0,0x0F,0xFF, +0xFF,0xFF,0xFF,0xC0,0x7F,0xFF,0xFF,0xFF,0xFF,0x03, +0xFF,0xFF,0xFF,0xFF,0xFC,0x1F,0xFF,0xFF,0xFF,0xFF, +0xF0,0xFF,0x00,0x00,0x07,0xFF,0x87,0xF8,0x00,0x00, +0x07,0xFE,0x3F,0xC0,0x00,0x00,0x1F,0xF2,0x3F,0xC0, +0x00,0x00,0x0F,0xF9,0xFE,0x00,0x00,0x00,0x3F,0xCF, +0xF0,0x00,0x00,0x01,0xFF,0xDF,0xF0,0x00,0x00,0x00, +0xFF,0x7F,0x80,0x00,0x00,0x07,0xFC,0x7F,0x80,0x00, +0x00,0x0F,0xF3,0xFC,0x00,0x00,0x00,0xFF,0x9F,0xE0, +0x00,0x00,0x0F,0xFC,0xFF,0x00,0x00,0x00,0xFF,0xC7, +0xF8,0x00,0x00,0x0F,0xFE,0x3F,0xC0,0x00,0x03,0xFF, +0xE1,0xFF,0xFF,0xFF,0xFF,0xFE,0x11,0xFF,0xFF,0xFF, +0xFF,0xFC,0x0F,0xFF,0xFF,0xFF,0xFF,0x80,0x7F,0xFF, +0xFF,0xFF,0xF8,0x03,0xFF,0xFF,0xFF,0xFE,0x00,0x1F, +0xFF,0xFF,0xFF,0x00,0x01,0xBF,0xE0,0x00,0x00,0x00, +0x01,0xBF,0xE0,0x00,0x00,0x00,0x01,0xBF,0xE0,0x00, +0x00,0x00,0x01,0x3F,0xE0,0x00,0x00,0x00,0x00,0x0E, +0x60,0x93,0xDC,0x10,0x00,0x00,0x0F,0xFC,0x00,0x00, +0x00,0x00,0x00,0x3F,0xFF,0xF0,0x00,0x00,0x00,0x00, +0x7F,0xFF,0xFF,0x80,0x00,0x00,0x00,0x7F,0xFF,0xFF, +0xF8,0x00,0x00,0x00,0x7F,0xFF,0xFF,0xFF,0x80,0x00, +0x00,0x3F,0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x1F,0xFF, +0xFF,0xFF,0xFE,0x00,0x00,0x0F,0xFF,0xC0,0x0F,0xFF, +0xC0,0x00,0x07,0xFF,0x80,0x00,0x7F,0xF8,0x00,0x03, +0xFF,0x80,0x00,0x07,0xFF,0x00,0x01,0xFF,0xC0,0x00, +0x00,0xFF,0xE0,0x00,0xFF,0xC0,0x00,0x00,0x0F,0xFC, +0x00,0x3F,0xE0,0x00,0x00,0x01,0xFF,0x00,0x1F,0xF0, +0x00,0x00,0x00,0x3F,0xE0,0x07,0xF8,0x00,0x00,0x00, +0x0F,0xF8,0x03,0xFE,0x00,0x00,0x00,0x01,0xFF,0x00, +0xFF,0x00,0x00,0x00,0x00,0x3F,0xC0,0x7F,0xC0,0x00, +0x00,0x00,0x0F,0xF8,0x83,0xFC,0x00,0x00,0x00,0x00, +0x3F,0xC1,0xFE,0x00,0x00,0x00,0x00,0x0F,0xF9,0x2F, +0xF0,0x00,0x00,0x00,0x00,0x3F,0xC7,0xF8,0x00,0x00, +0x00,0x00,0x0F,0xFB,0x7F,0xC0,0x00,0x00,0x00,0x00, +0x3F,0xD7,0xFE,0x00,0x00,0x00,0x00,0x01,0xFE,0x7F, +0x80,0x00,0x00,0x00,0x00,0xFF,0xA5,0xFE,0x00,0x00, +0x00,0x00,0x07,0xF8,0x7F,0x80,0x00,0x00,0x00,0x03, +0xFE,0x41,0xFE,0x00,0x00,0x00,0x00,0x1F,0xE0,0x7F, +0xC0,0x00,0x04,0x00,0x0F,0xF8,0x0F,0xF0,0x00,0x01, +0xE0,0x03,0xFC,0x03,0xFE,0x00,0x00,0xFE,0x01,0xFF, +0x00,0x7F,0xC0,0x00,0x3F,0xE0,0xFF,0x80,0x1F,0xF0, +0x00,0x0F,0xFC,0x3F,0xE0,0x03,0xFE,0x00,0x07,0xFF, +0xDF,0xF0,0x00,0xFF,0xC0,0x00,0x7F,0xFF,0xF8,0x00, +0x1F,0xFC,0x00,0x07,0xFF,0xFE,0x00,0x03,0xFF,0x80, +0x00,0x7F,0xFF,0x00,0x00,0x7F,0xF8,0x00,0x07,0xFF, +0x80,0x00,0x0F,0xFF,0xC0,0x0F,0xFF,0xC0,0x00,0x01, +0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x00,0x3F,0xFF,0xFF, +0xFF,0xFF,0x80,0x00,0x07,0xFF,0xFF,0xFF,0xFF,0xF8, +0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0x80,0x00,0x07, +0xFF,0xFF,0xFC,0xFF,0xF0,0x00,0x00,0x7F,0xFF,0xF8, +0x0F,0xFF,0x00,0x00,0x01,0xFF,0xE0,0x01,0xFF,0x80, +0x00,0x00,0x00,0x00,0x00,0x1F,0xE0,0x00,0x00,0x00, +0x00,0x00,0x01,0xF8,0x00,0x00,0x00,0x00,0x00,0x00, +0x1C,0x0C,0x9E,0x1C,0x03,0xC7,0xFF,0xFF,0xFF,0xFC, +0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x1F,0xFF, +0xFF,0xFF,0xFF,0xC0,0x03,0xFF,0xFF,0xFF,0xFF,0xFC, +0x00,0x8F,0xFF,0xFF,0xFF,0xFF,0xFC,0x01,0xFF,0xFF, +0xFF,0xFF,0xFF,0xC0,0x3F,0xC0,0x00,0x00,0x7F,0xFC, +0x07,0xF8,0x00,0x00,0x03,0xFF,0x80,0xFF,0x00,0x00, +0x00,0x1F,0xF8,0x1F,0xE0,0x00,0x00,0x01,0xFF,0x03, +0xFC,0x00,0x00,0x00,0x1F,0xE0,0x7F,0x80,0x00,0x00, +0x03,0xFE,0x19,0xFE,0x00,0x00,0x00,0x07,0xF8,0x3F, +0xC0,0x00,0x00,0x01,0xFF,0x07,0xF8,0x00,0x00,0x00, +0x3F,0xC1,0x1F,0xE0,0x00,0x00,0x01,0xFF,0x03,0xFC, +0x00,0x00,0x00,0x7F,0xC0,0x7F,0x80,0x00,0x00,0x3F, +0xF8,0x0F,0xF0,0x00,0x00,0x3F,0xFE,0x01,0xFF,0xFF, +0xFF,0xFF,0xFF,0x80,0x3F,0xFF,0xFF,0xFF,0xFF,0xE0, +0x07,0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0xFF,0xFF,0xFF, +0xFF,0xFC,0x00,0x1F,0xFF,0xFF,0xFF,0xFE,0x00,0x03, +0xFF,0xFF,0xFF,0xFE,0x00,0x00,0x7F,0xFF,0xFF,0xFF, +0x00,0x00,0x0F,0xF0,0x00,0x3F,0xF0,0x00,0x01,0xFE, +0x00,0x01,0xFF,0x80,0x00,0x3F,0xC0,0x00,0x1F,0xF8, +0x00,0x07,0xF8,0x00,0x01,0xFF,0x80,0x00,0xFF,0x00, +0x00,0x1F,0xF0,0x00,0x1F,0xE0,0x00,0x01,0xFF,0x00, +0x03,0xFC,0x00,0x00,0x1F,0xF0,0x00,0x7F,0x80,0x00, +0x03,0xFF,0x00,0x0F,0xF0,0x00,0x00,0x3F,0xE0,0x01, +0xFE,0x00,0x00,0x03,0xFE,0x00,0x3F,0xC0,0x00,0x00, +0x7F,0xE0,0x07,0xF8,0x00,0x00,0x07,0xFC,0x01,0x1F, +0xE0,0x00,0x00,0x0F,0xF8,0x03,0xFC,0x00,0x00,0x00, +0xFF,0x80,0x7F,0x80,0x00,0x00,0x1F,0xF8,0x0F,0xF0, +0x00,0x00,0x01,0xFF,0x02,0x3F,0xC0,0x00,0x00,0x03, +0xFE,0x07,0xF8,0x00,0x00,0x00,0x3F,0xE0,0xFF,0x00, +0x00,0x00,0x07,0xFE,0x1F,0xE0,0x00,0x00,0x00,0x7F, +0xC4,0x7F,0x80,0x00,0x00,0x00,0xFF,0x91,0xFE,0x00, +0x00,0x00,0x01,0xFF,0x3F,0xC0,0x00,0x00,0x00,0x1F, +0xF0,0x0B,0xDF,0x13,0xFB,0x70,0x00,0x01,0xFF,0xC0, +0x00,0x00,0x00,0x1F,0xFF,0xFC,0x00,0x00,0x00,0xFF, +0xFF,0xFF,0x80,0x00,0x03,0xFF,0xFF,0xFF,0xE0,0x00, +0x07,0xFF,0xFF,0xFF,0xF0,0x00,0x0F,0xFF,0xFF,0xFF, +0xF8,0x00,0x1F,0xFF,0xFF,0xFF,0xFC,0x00,0x3F,0xFE, +0x00,0x3F,0xFE,0x00,0x7F,0xF0,0x00,0x07,0xFF,0x00, +0x7F,0xC0,0x00,0x01,0xFF,0x80,0xFF,0x80,0x00,0x00, +0xFF,0x88,0x1F,0xE0,0x00,0x00,0x0F,0xF8,0x3F,0xC0, +0x00,0x00,0x07,0xF8,0x3F,0xC0,0x00,0x00,0x07,0xFD, +0x27,0xF8,0x00,0x00,0x00,0x7F,0x87,0xF8,0x00,0x00, +0x00,0x00,0x07,0xFC,0x00,0x00,0x00,0x00,0x03,0xFC, +0x00,0x00,0x00,0x00,0x03,0xFE,0x00,0x00,0x00,0x00, +0x03,0xFF,0x80,0x00,0x00,0x00,0x01,0xFF,0xE0,0x00, +0x00,0x00,0x01,0xFF,0xFE,0x00,0x00,0x00,0x00,0xFF, +0xFF,0xC0,0x00,0x00,0x00,0x7F,0xFF,0xFE,0x00,0x00, +0x00,0x3F,0xFF,0xFF,0xC0,0x00,0x00,0x0F,0xFF,0xFF, +0xFC,0x00,0x00,0x07,0xFF,0xFF,0xFF,0x00,0x00,0x00, +0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x3F,0xFF,0xFF,0xF0, +0x00,0x00,0x03,0xFF,0xFF,0xF8,0x00,0x00,0x00,0x3F, +0xFF,0xFC,0x00,0x00,0x00,0x03,0xFF,0xFE,0x00,0x00, +0x00,0x00,0x7F,0xFF,0x00,0x00,0x00,0x00,0x0F,0xFF, +0x00,0x00,0x00,0x00,0x03,0xFF,0x80,0x00,0x00,0x00, +0x00,0xFF,0x80,0x00,0x00,0x00,0x00,0x7F,0x80,0x00, +0x00,0x00,0x00,0x7F,0xDF,0xE0,0x00,0x00,0x00,0x7F, +0xE3,0xFC,0x00,0x00,0x00,0x07,0xFB,0xFE,0x00,0x00, +0x00,0x07,0xFC,0x3F,0xC0,0x00,0x00,0x00,0xFF,0x3F, +0xE0,0x00,0x00,0x00,0xFF,0x3F,0xE0,0x00,0x00,0x01, +0xFE,0x1F,0xF0,0x00,0x00,0x01,0xFE,0x1F,0xF8,0x00, +0x00,0x03,0xFE,0x0F,0xFC,0x00,0x00,0x07,0xFC,0x0F, +0xFF,0x00,0x00,0x0F,0xFC,0x07,0xFF,0xC0,0x00,0x3F, +0xF8,0x03,0xFF,0xF8,0x01,0xFF,0xF0,0x01,0xFF,0xFF, +0xFF,0xFF,0xE0,0x00,0xFF,0xFF,0xFF,0xFF,0xC0,0x00, +0x7F,0xFF,0xFF,0xFF,0x80,0x00,0x1F,0xFF,0xFF,0xFF, +0x00,0x00,0x07,0xFF,0xFF,0xFC,0x00,0x00,0x01,0xFF, +0xFF,0xE0,0x00,0x00,0x00,0x0F,0xFF,0x00,0x00,0x0C, +0x1E,0x08,0x03,0x4D,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xD0,0x00,0x00,0xFF,0x00,0x00,0x0D,0x00,0x00,0x0F, +0xF0,0x00,0x00,0xD0,0x00,0x00,0xFF,0x00,0x00,0x0D, +0x00,0x00,0x0F,0xF0,0x00,0x00,0xD0,0x00,0x00,0xFF, +0x00,0x00,0x0D,0x00,0x00,0x0F,0xF0,0x00,0x00,0xD0, +0x00,0x00,0xFF,0x00,0x00,0x0A,0x00,0x00,0x0F,0xF0, +0x00,0x00,0x0B,0x9E,0x9F,0xFB,0xCD,0xFF,0x00,0x00, +0x00,0x03,0xFF,0x7F,0xC0,0x00,0x00,0x00,0xFF,0xDF, +0xF0,0x00,0x00,0x00,0x3F,0xF7,0xFC,0x00,0x00,0x00, +0x0F,0xFD,0xFF,0x00,0x00,0x00,0x03,0xFF,0x7F,0xC0, +0x00,0x00,0x00,0xFF,0x7F,0x80,0x00,0x00,0x03,0xFF, +0x2F,0xF0,0x00,0x00,0x00,0xFF,0x1F,0xE0,0x00,0x00, +0x03,0xFE,0x3F,0xE0,0x00,0x00,0x07,0xFC,0x3F,0xC0, +0x00,0x00,0x1F,0xF0,0x7F,0xC0,0x00,0x00,0x3F,0xE0, +0x7F,0xC0,0x00,0x00,0xFF,0x80,0xFF,0xC0,0x00,0x03, +0xFF,0x00,0xFF,0xE0,0x00,0x1F,0xFC,0x01,0xFF,0xF8, +0x01,0xFF,0xF0,0x01,0xFF,0xFF,0xFF,0xFF,0xE0,0x01, +0xFF,0xFF,0xFF,0xFF,0x80,0x01,0xFF,0xFF,0xFF,0xFC, +0x00,0x00,0xFF,0xFF,0xFF,0xF0,0x00,0x00,0xFF,0xFF, +0xFF,0x80,0x00,0x00,0x3F,0xFF,0xFC,0x00,0x00,0x00, +0x07,0xFF,0x80,0x00,0x00,0x0D,0xDE,0x00,0x03,0x77, +0xF8,0x00,0x00,0x00,0x00,0x0F,0xF8,0xFF,0x80,0x00, +0x00,0x00,0x03,0xFE,0x7F,0x80,0x00,0x00,0x00,0x03, +0xFC,0x7F,0xC0,0x00,0x00,0x00,0x07,0xFC,0x3F,0xC0, +0x00,0x00,0x00,0x07,0xFC,0x3F,0xC0,0x00,0x00,0x00, +0x07,0xF8,0x3F,0xE0,0x00,0x00,0x00,0x0F,0xF8,0x1F, +0xE0,0x00,0x00,0x00,0x0F,0xF0,0x1F,0xF0,0x00,0x00, +0x00,0x1F,0xF0,0x0F,0xF0,0x00,0x00,0x00,0x1F,0xF0, +0x0F,0xF0,0x00,0x00,0x00,0x1F,0xE0,0x0F,0xF8,0x00, +0x00,0x00,0x3F,0xE0,0x07,0xF8,0x00,0x00,0x00,0x3F, +0xC0,0x07,0xF8,0x00,0x00,0x00,0x7F,0xC0,0x03,0xFC, +0x00,0x00,0x00,0x7F,0xC0,0x03,0xFC,0x00,0x00,0x00, +0x7F,0x80,0x01,0xFE,0x00,0x00,0x00,0xFF,0x81,0x00, +0x3F,0xC0,0x00,0x00,0x1F,0xE0,0x00,0x1F,0xE0,0x00, +0x00,0x3F,0xE0,0x00,0x1F,0xE0,0x00,0x00,0x3F,0xC0, +0x00,0x0F,0xF0,0x00,0x00,0x7F,0xC0,0x20,0x01,0xFE, +0x00,0x00,0x0F,0xF0,0x00,0x00,0xFF,0x00,0x00,0x1F, +0xF0,0x00,0x00,0xFF,0x00,0x00,0x1F,0xE0,0x00,0x00, +0x7F,0x00,0x00,0x1F,0xE0,0x04,0x00,0x0F,0xF0,0x00, +0x07,0xF8,0x00,0x00,0x07,0xF8,0x00,0x0F,0xF8,0x00, +0x00,0x07,0xF8,0x00,0x0F,0xF0,0x00,0x00,0x03,0xF8, +0x00,0x0F,0xF0,0x00,0x00,0x03,0xFC,0x00,0x1F,0xF0, +0x00,0x80,0x00,0x3F,0x80,0x03,0xFC,0x00,0x00,0x00, +0x3F,0xC0,0x07,0xF8,0x00,0x00,0x00,0x1F,0xC0,0x07, +0xF8,0x00,0x00,0x00,0x1F,0xE0,0x0F,0xF8,0x00,0x10, +0x00,0x01,0xFC,0x01,0xFE,0x00,0x00,0x00,0x01,0xFE, +0x03,0xFC,0x00,0x00,0x00,0x00,0xFE,0x03,0xFC,0x00, +0x00,0x00,0x00,0xFE,0x07,0xFC,0x00,0x02,0x00,0x00, +0x0F,0xE0,0xFF,0x00,0x00,0x00,0x00,0x0F,0xF1,0xFE, +0x00,0x00,0x40,0x00,0x00,0xFE,0x3F,0xC0,0x00,0x08, +0x00,0x00,0x0F,0xEF,0xF0,0x00,0x00,0x00,0x00,0x0F, +0xEF,0xE0,0x00,0x01,0x00,0x00,0x00,0xFF,0xFC,0x00, +0x00,0x20,0x00,0x00,0x0F,0xFF,0x00,0x00,0x04,0x80, +0x00,0x00,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00,0x7F, +0x80,0x00,0x00,0x14,0x5E,0x04,0x05,0x37,0xF8,0x00, +0x00,0x00,0xFF,0xE0,0x00,0x00,0x03,0xFD,0xFF,0x00, +0x00,0x00,0x3F,0xF8,0x00,0x00,0x01,0xFF,0x3F,0xC0, +0x00,0x00,0x0F,0xFE,0x00,0x00,0x00,0x7F,0xA1,0xFE, +0x00,0x00,0x00,0xFF,0xF8,0x00,0x00,0x03,0xFC,0x7F, +0xC0,0x00,0x00,0x3F,0xFE,0x00,0x00,0x01,0xFF,0x0F, +0xF0,0x00,0x00,0x1F,0xFF,0x80,0x00,0x00,0x7F,0x90, +0x7F,0x80,0x00,0x00,0xFE,0xFE,0x00,0x00,0x03,0xFC, +0x0F,0xF0,0x00,0x00,0x3F,0xBF,0x80,0x00,0x01,0xFF, +0x03,0xFC,0x00,0x00,0x1F,0xEF,0xF0,0x00,0x00,0x7F, +0x88,0x1F,0xE0,0x00,0x00,0xFE,0x3F,0x80,0x00,0x03, +0xFC,0x03,0xF8,0x00,0x00,0x7F,0x8F,0xE0,0x00,0x00, +0xFF,0x12,0x1F,0xE0,0x00,0x03,0xF8,0x3F,0x80,0x00, +0x0F,0xF0,0x03,0xF8,0x00,0x01,0xFE,0x0F,0xF0,0x00, +0x03,0xFC,0x20,0x1F,0xE0,0x00,0x0F,0xE0,0x3F,0x80, +0x00,0x3F,0xC0,0x03,0xF8,0x00,0x07,0xF8,0x0F,0xE0, +0x00,0x0F,0xF0,0x00,0xFE,0x00,0x01,0xFC,0x01,0xFC, +0x00,0x03,0xFC,0x10,0x07,0xF8,0x00,0x0F,0xE0,0x0F, +0xE0,0x00,0x3F,0xC0,0x00,0xFE,0x00,0x07,0xF8,0x03, +0xFC,0x00,0x0F,0xF0,0x00,0x3F,0x80,0x01,0xFC,0x00, +0x7F,0x00,0x03,0xFC,0x00,0x0F,0xF0,0x00,0x7F,0x00, +0x1F,0xC0,0x01,0xFE,0x00,0x03,0xFC,0x00,0x3F,0xC0, +0x07,0xF8,0x00,0x7F,0x80,0x80,0x0F,0xE0,0x01,0xFC, +0x00,0x1F,0xC0,0x03,0xFC,0x00,0x03,0xFC,0x00,0x7F, +0x00,0x07,0xF0,0x01,0xFE,0x00,0x00,0x7F,0x00,0x3F, +0xC0,0x00,0xFE,0x00,0x7F,0x80,0x00,0x1F,0xC0,0x0F, +0xE0,0x00,0x3F,0x80,0x1F,0xE0,0x00,0x07,0xF0,0x03, +0xF8,0x00,0x0F,0xF0,0x07,0xF8,0x00,0x01,0xFC,0x01, +0xFE,0x00,0x03,0xFC,0x01,0xFC,0x00,0x00,0x3F,0x80, +0x7F,0x00,0x00,0x7F,0x00,0xFF,0x00,0x00,0x0F,0xE0, +0x1F,0xC0,0x00,0x1F,0xE0,0x3F,0xC0,0x00,0x03,0xF8, +0x07,0xF0,0x00,0x07,0xF8,0x0F,0xE0,0x00,0x00,0xFE, +0x03,0xF8,0x00,0x00,0xFE,0x03,0xF8,0x00,0x00,0x1F, +0xC0,0xFE,0x00,0x00,0x3F,0x81,0xFE,0x00,0x00,0x07, +0xF0,0x3F,0x80,0x00,0x0F,0xF0,0x7F,0x80,0x00,0x01, +0xFC,0x1F,0xE0,0x00,0x03,0xFC,0x1F,0xC0,0x00,0x00, +0x3F,0x07,0xF0,0x00,0x00,0x7F,0x07,0xF0,0x01,0x00, +0x01,0xFC,0x3F,0x80,0x00,0x03,0xFC,0x7F,0x80,0x00, +0x00,0x7F,0x1F,0xC0,0x00,0x00,0x7F,0x1F,0xC0,0x00, +0x00,0x0F,0xC7,0xF0,0x00,0x00,0x1F,0xC7,0xF0,0x00, +0x00,0x03,0xF1,0xFC,0x00,0x00,0x07,0xFB,0xFC,0x00, +0x00,0x00,0xFE,0xFF,0x00,0x00,0x01,0xFE,0xFF,0x00, +0x00,0x00,0x3F,0xBF,0x80,0x00,0x00,0x3F,0xBF,0x80, +0x02,0x00,0x00,0xFD,0xFC,0x00,0x00,0x01,0xFD,0xFC, +0x00,0x00,0x00,0x3F,0xFE,0x00,0x00,0x00,0x3F,0xFF, +0x00,0x04,0x80,0x00,0xFF,0xF0,0x00,0x00,0x01,0xFF, +0xF0,0x00,0x00,0x00,0x3F,0xF8,0x00,0x00,0x00,0x3F, +0xFC,0x00,0x08,0x00,0x00,0xFF,0xC0,0x00,0x00,0x01, +0xFF,0xC0,0x00,0x00,0x00,0x3F,0xE0,0x00,0x00,0x00, +0x3F,0xF0,0x00,0x00,0x0D,0xDE,0x00,0x03,0x80,0x7F, +0xE0,0x00,0x00,0x03,0xFF,0x00,0x3F,0xF0,0x00,0x00, +0x07,0xFE,0x00,0x1F,0xF0,0x00,0x00,0x07,0xFC,0x00, +0x1F,0xF8,0x00,0x00,0x0F,0xFC,0x00,0x0F,0xFC,0x00, +0x00,0x1F,0xF8,0x00,0x07,0xFC,0x00,0x00,0x3F,0xF0, +0x00,0x07,0xFE,0x00,0x00,0x3F,0xF0,0x00,0x03,0xFF, +0x00,0x00,0x7F,0xE0,0x00,0x01,0xFF,0x00,0x00,0xFF, +0xC0,0x00,0x00,0xFF,0x80,0x00,0xFF,0x80,0x00,0x00, +0xFF,0xC0,0x01,0xFF,0x80,0x00,0x00,0x7F,0xE0,0x03, +0xFF,0x00,0x00,0x00,0x3F,0xE0,0x03,0xFE,0x00,0x00, +0x00,0x3F,0xF0,0x07,0xFE,0x00,0x00,0x00,0x1F,0xF8, +0x0F,0xFC,0x00,0x00,0x00,0x0F,0xF8,0x0F,0xF8,0x00, +0x00,0x00,0x0F,0xFC,0x1F,0xF8,0x00,0x00,0x00,0x07, +0xFE,0x3F,0xF0,0x00,0x00,0x00,0x03,0xFE,0x3F,0xE0, +0x00,0x00,0x00,0x03,0xFF,0x7F,0xE0,0x00,0x00,0x00, +0x01,0xFF,0xFF,0xC0,0x00,0x00,0x00,0x00,0xFF,0xFF, +0x80,0x00,0x00,0x00,0x00,0x7F,0xFF,0x80,0x00,0x00, +0x00,0x00,0x7F,0xFF,0x00,0x00,0x00,0x00,0x00,0x3F, +0xFE,0x00,0x00,0x0A,0x00,0x00,0x03,0xFF,0x80,0x00, +0x00,0x00,0x00,0x07,0xFF,0xC0,0x00,0x01,0x00,0x00, +0x01,0xFF,0xFC,0x00,0x00,0x00,0x00,0x03,0xFF,0xFE, +0x00,0x00,0x00,0x00,0x07,0xFF,0xFF,0x00,0x00,0x00, +0x00,0x07,0xFD,0xFF,0x00,0x00,0x00,0x00,0x0F,0xFD, +0xFF,0x80,0x00,0x00,0x00,0x1F,0xF8,0xFF,0xC0,0x00, +0x00,0x00,0x3F,0xF0,0x7F,0xC0,0x00,0x00,0x00,0x3F, +0xF0,0x3F,0xE0,0x00,0x00,0x00,0x7F,0xE0,0x3F,0xF0, +0x00,0x00,0x00,0xFF,0xC0,0x1F,0xF8,0x00,0x00,0x00, +0xFF,0x80,0x0F,0xF8,0x00,0x00,0x01,0xFF,0x80,0x0F, +0xFC,0x00,0x00,0x03,0xFF,0x00,0x07,0xFE,0x00,0x00, +0x03,0xFE,0x00,0x03,0xFE,0x00,0x00,0x07,0xFE,0x00, +0x03,0xFF,0x00,0x00,0x0F,0xFC,0x00,0x01,0xFF,0x80, +0x00,0x0F,0xF8,0x00,0x00,0xFF,0x80,0x00,0x1F,0xF8, +0x00,0x00,0xFF,0xC0,0x00,0x3F,0xF0,0x00,0x00,0x7F, +0xE0,0x00,0x3F,0xE0,0x00,0x00,0x3F,0xE0,0x00,0x7F, +0xE0,0x00,0x00,0x1F,0xF0,0x00,0xFF,0xC0,0x00,0x00, +0x1F,0xF8,0x01,0xFF,0x80,0x00,0x00,0x0F,0xFC,0x01, +0xFF,0x80,0x00,0x00,0x07,0xFC,0x03,0xFF,0x00,0x00, +0x00,0x07,0xFE,0x07,0xFE,0x00,0x00,0x00,0x03,0xFF, +0x07,0xFC,0x00,0x00,0x00,0x01,0xFF,0x0F,0xFC,0x00, +0x00,0x00,0x01,0xFF,0x9F,0xF8,0x00,0x00,0x00,0x00, +0xFF,0xC0,0x0D,0x9E,0x00,0x03,0x67,0xFE,0x00,0x00, +0x00,0x00,0x7F,0xE7,0xFC,0x00,0x00,0x00,0x00,0xFF, +0x87,0xFC,0x00,0x00,0x00,0x03,0xFE,0x0F,0xFC,0x00, +0x00,0x00,0x0F,0xFC,0x0F,0xF8,0x00,0x00,0x00,0x1F, +0xF0,0x0F,0xF8,0x00,0x00,0x00,0x7F,0xC0,0x1F,0xF8, +0x00,0x00,0x00,0xFF,0x80,0x1F,0xF0,0x00,0x00,0x03, +0xFE,0x00,0x1F,0xF0,0x00,0x00,0x0F,0xF8,0x00,0x3F, +0xF0,0x00,0x00,0x1F,0xF0,0x00,0x3F,0xE0,0x00,0x00, +0x7F,0xC0,0x00,0x3F,0xE0,0x00,0x01,0xFF,0x00,0x00, +0x7F,0xE0,0x00,0x03,0xFE,0x00,0x00,0x7F,0xC0,0x00, +0x0F,0xF8,0x00,0x00,0x7F,0xC0,0x00,0x1F,0xE0,0x00, +0x00,0xFF,0xC0,0x00,0x7F,0xC0,0x00,0x00,0xFF,0x80, +0x01,0xFF,0x00,0x00,0x00,0xFF,0x80,0x03,0xFC,0x00, +0x00,0x01,0xFF,0x80,0x0F,0xF8,0x00,0x00,0x01,0xFF, +0x00,0x3F,0xE0,0x00,0x00,0x01,0xFF,0x00,0x7F,0x80, +0x00,0x00,0x03,0xFF,0x01,0xFF,0x00,0x00,0x00,0x03, +0xFE,0x03,0xFC,0x00,0x00,0x00,0x03,0xFE,0x0F,0xF0, +0x00,0x00,0x00,0x07,0xFE,0x3F,0xE0,0x00,0x00,0x00, +0x07,0xFC,0x7F,0x80,0x00,0x00,0x00,0x07,0xFD,0xFE, +0x00,0x00,0x00,0x00,0x0F,0xFF,0xFC,0x00,0x00,0x00, +0x00,0x0F,0xFF,0xF0,0x00,0x01,0x00,0x00,0x01,0xFF, +0xF8,0x00,0x00,0x00,0x00,0x01,0xFF,0xE0,0x00,0x00, +0x80,0x00,0x00,0x3F,0xF0,0x00,0x00,0x34,0x00,0x00, +0x07,0xF8,0x00,0x00,0x0D,0x00,0x00,0x01,0xFE,0x00, +0x00,0x03,0x40,0x00,0x00,0x7F,0x80,0x00,0x00,0xB0, +0x00,0x00,0x1F,0xE0,0x00,0x00,0x00,0x0B,0xDE,0x08, +0x03,0x3D,0x0F,0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x00, +0x00,0x00,0x0F,0xFC,0x00,0x00,0x00,0x00,0x1F,0xF8, +0x00,0x00,0x00,0x00,0x3F,0xF0,0x00,0x00,0x00,0x00, +0x7F,0xE1,0x00,0x00,0x00,0x00,0x1F,0xF8,0x00,0x00, +0x00,0x00,0x3F,0xF0,0x00,0x00,0x00,0x00,0x7F,0xE0, +0x00,0x00,0x00,0x00,0xFF,0xC0,0x00,0x00,0x00,0x01, +0xFF,0xC0,0x00,0x00,0x00,0x01,0xFF,0x80,0x00,0x00, +0x00,0x03,0xFF,0x00,0x00,0x00,0x00,0x07,0xFE,0x00, +0x20,0x00,0x00,0x01,0xFF,0x80,0x00,0x00,0x00,0x03, +0xFF,0x00,0x00,0x00,0x00,0x07,0xFE,0x00,0x00,0x00, +0x00,0x0F,0xFC,0x00,0x04,0x00,0x00,0x03,0xFF,0x00, +0x00,0x00,0x00,0x07,0xFE,0x00,0x00,0x00,0x00,0x0F, +0xFC,0x00,0x00,0x00,0x00,0x1F,0xF8,0x00,0x00,0x00, +0x00,0x3F,0xF8,0x00,0x00,0x00,0x00,0x3F,0xF0,0x00, +0x00,0x00,0x00,0x7F,0xE0,0x00,0x00,0x00,0x00,0xFF, +0xC0,0x00,0x00,0x80,0x00,0x3F,0xF0,0x00,0x00,0x00, +0x00,0x7F,0xE0,0x00,0x00,0x00,0x00,0xFF,0xC0,0x00, +0x00,0x00,0x01,0xFF,0x80,0x00,0x00,0x10,0x00,0x7F, +0xE0,0x00,0x00,0x00,0x00,0xFF,0xC0,0x00,0x00,0x00, +0x01,0xFF,0x80,0x00,0x00,0x00,0x03,0xFF,0x00,0x00, +0x00,0x02,0x00,0xFF,0xC0,0x00,0x00,0x00,0x01,0xFF, +0x80,0x00,0x00,0x00,0x03,0xFF,0x00,0x00,0x00,0x00, +0x40,0xFF,0xC0,0x00,0x00,0x00,0x01,0xFF,0x80,0x00, +0x00,0x00,0x03,0xFF,0x00,0x00,0x00,0x00,0x07,0xFE, +0x00,0x00,0x00,0x00,0x0D,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFE,0x03,0xE6,0x97,0x79,0x7D,0xFF,0xFF,0xBF,0xC0, +0x37,0xF8,0x06,0xFF,0x00,0xDF,0xE0,0x1B,0xFC,0x03, +0x7F,0x80,0x6F,0xF0,0x0D,0xFE,0x01,0xBF,0xC0,0x37, +0xFF,0xF8,0x05,0xDE,0x04,0x01,0x78,0xFC,0x00,0x01, +0x2F,0xC0,0x00,0x0F,0xE0,0x00,0x24,0xFC,0x00,0x04, +0x8F,0xC0,0x00,0x0F,0xE0,0x00,0x90,0xFC,0x00,0x00, +0xFE,0x00,0x10,0x0F,0xC0,0x00,0x0F,0xE0,0x02,0x40, +0xFC,0x00,0x00,0xFE,0x00,0x40,0x0F,0xC0,0x00,0x0F, +0xE0,0x09,0x00,0xFC,0x00,0x00,0xFE,0x01,0x20,0x0F, +0xC0,0x24,0x00,0xFC,0x00,0x00,0xFE,0x04,0x80,0x0F, +0xC0,0x90,0x00,0xFC,0x00,0x00,0xFE,0x12,0x00,0x0F, +0xC2,0x40,0x00,0xFC,0x00,0x00,0xFE,0x48,0x00,0x0F, +0xC9,0x00,0x00,0xFC,0x00,0x00,0xFE,0x00,0x00,0x7E, +0x03,0xE6,0x8F,0x79,0x7D,0xFF,0xFF,0xA0,0x1F,0xF4, +0x03,0xFE,0x80,0x7F,0xD0,0x0F,0xFA,0x01,0xFF,0x40, +0x3F,0xE8,0x07,0xFD,0x00,0xFF,0xA0,0x1F,0xF7,0xFF, +0xF8,0x08,0x90,0x08,0xE2,0x60,0x00,0x1F,0x80,0x01, +0x00,0x00,0xFF,0x00,0x04,0x80,0x07,0xFE,0x00,0x10, +0x00,0x3F,0xFC,0x00,0x40,0x01,0xF9,0xF8,0x00,0x00, +0x7F,0x3F,0x80,0x20,0x01,0xF8,0x7E,0x00,0x80,0x0F, +0xC0,0xFC,0x00,0x03,0xF8,0x1F,0xC0,0x00,0x7E,0x01, +0xF8,0x00,0x1F,0xC0,0x3F,0x80,0x03,0xF0,0x03,0xF0, +0x20,0x1F,0xC0,0x0F,0xE0,0x03,0xF0,0x00,0xFC,0x00, +0xFE,0x00,0x1F,0xC0,0x1F,0x80,0x01,0xF8,0x40,0xFE, +0x00,0x07,0xF1,0x07,0xF0,0x00,0x0F,0xE0,0xFC,0x00, +0x00,0xFC,0x87,0xF0,0x00,0x03,0xF9,0xFC,0x00,0x00, +0x3F,0x80,0x0C,0x03,0xFF,0x7A,0xED,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0x03,0x85,0x91,0x89,0xC7,0xFE,0x07, +0xFE,0x07,0xFC,0x07,0xF8,0x07,0xF9,0x00,0xFE,0x00, +0xFE,0x00,0xFC,0x00,0xF8,0x00,0xF8,0x0A,0x17,0x0F, +0xFA,0xE0,0x00,0x0F,0xFF,0x00,0x00,0x00,0x7F,0xFF, +0xF8,0x00,0x00,0xFF,0xFF,0xFF,0x00,0x01,0xFF,0xFF, +0xFF,0xC0,0x03,0xFF,0xFF,0xFF,0xF0,0x03,0xFF,0xFF, +0xFF,0xFC,0x01,0xFF,0xFF,0xFF,0xFF,0x01,0xFF,0xE0, +0x07,0xFF,0x80,0xFF,0x80,0x00,0xFF,0xC0,0xFF,0x80, +0x00,0x1F,0xF0,0x7F,0x80,0x00,0x07,0xF8,0x7F,0x80, +0x00,0x03,0xFC,0x3F,0xC0,0x00,0x00,0xFE,0x03,0xC0, +0x00,0x00,0x7F,0x24,0x00,0x00,0x00,0x07,0xF0,0x00, +0x00,0x00,0x0F,0xF8,0x00,0x00,0x00,0x7F,0xFC,0x00, +0x00,0x1F,0xFF,0xFE,0x00,0x03,0xFF,0xFF,0xFF,0x00, +0x1F,0xFF,0xFF,0xFF,0x80,0x3F,0xFF,0xFF,0xFF,0xC0, +0x3F,0xFF,0xFF,0xFF,0xE0,0x3F,0xFF,0xFF,0xE7,0xF0, +0x3F,0xFF,0xFF,0x03,0xF8,0x3F,0xFF,0xC0,0x01,0xFC, +0x3F,0xF8,0x00,0x00,0xFE,0x1F,0xF0,0x00,0x00,0x7F, +0x0F,0xE0,0x00,0x00,0x3F,0x8F,0xF0,0x00,0x00,0x3F, +0xC8,0xFE,0x00,0x00,0x03,0xFC,0x7F,0x00,0x00,0x03, +0xFE,0x3F,0x80,0x00,0x03,0xFF,0x1F,0xE0,0x00,0x03, +0xFF,0x8F,0xF0,0x00,0x03,0xFF,0xC3,0xFE,0x00,0x07, +0xFF,0xE1,0xFF,0xC0,0x1F,0xFF,0xF0,0xFF,0xFF,0xFF, +0xFF,0xF8,0x3F,0xFF,0xFF,0xFD,0xFE,0x0F,0xFF,0xFF, +0xFC,0xFF,0x03,0xFF,0xFF,0xFC,0x3F,0x80,0xFF,0xFF, +0xF8,0x1F,0xC0,0x1F,0xFF,0xF0,0x07,0xF0,0x01,0xFF, +0x80,0x00,0x00,0x09,0x5E,0x9B,0xFA,0xED,0xFE,0x00, +0x00,0x00,0x06,0xFF,0x00,0x00,0x00,0x01,0xFC,0x00, +0x00,0x00,0x07,0xF0,0x0F,0xF0,0x00,0x1F,0xC0,0xFF, +0xF8,0x00,0x7F,0x0F,0xFF,0xF8,0x01,0xFC,0x7F,0xFF, +0xF0,0x07,0xF3,0xFF,0xFF,0xE0,0x1F,0xDF,0xFF,0xFF, +0xC0,0x7F,0xFF,0xFF,0xFF,0x81,0xFF,0xFE,0x07,0xFF, +0x07,0xFF,0xC0,0x07,0xFE,0x1F,0xFE,0x00,0x0F,0xF8, +0x7F,0xF0,0x00,0x1F,0xF1,0xFF,0x80,0x00,0x3F,0xC7, +0xFC,0x00,0x00,0x7F,0x1F,0xF0,0x00,0x01,0xFE,0x9F, +0xF0,0x00,0x00,0x7F,0x6F,0xF0,0x00,0x00,0x1F,0xEB, +0xF8,0x00,0x00,0x0F,0xEF,0xE0,0x00,0x00,0x7F,0xCF, +0xF8,0x00,0x00,0x3F,0x9F,0xF0,0x00,0x01,0xFE,0x7F, +0xC0,0x00,0x07,0xF1,0xFF,0x80,0x00,0x3F,0xC7,0xFF, +0x00,0x01,0xFE,0x1F,0xFE,0x00,0x0F,0xF8,0x7F,0xFC, +0x00,0x7F,0xC1,0xFF,0xFC,0x0F,0xFF,0x07,0xF7,0xFF, +0xFF,0xF8,0x1F,0xDF,0xFF,0xFF,0xC0,0x7F,0x3F,0xFF, +0xFE,0x01,0xFC,0x7F,0xFF,0xF0,0x07,0xF0,0xFF,0xFF, +0x00,0x1F,0xC0,0xFF,0xF8,0x00,0x00,0x00,0xFF,0x00, +0x00,0x09,0x97,0x0F,0xFA,0xA0,0x00,0x0F,0xF8,0x00, +0x00,0x00,0xFF,0xFF,0x00,0x00,0x07,0xFF,0xFF,0x80, +0x00,0x3F,0xFF,0xFF,0x80,0x00,0xFF,0xFF,0xFF,0x80, +0x03,0xFF,0xFF,0xFF,0x80,0x0F,0xFF,0xFF,0xFF,0x80, +0x3F,0xFC,0x07,0xFF,0x80,0xFF,0xE0,0x03,0xFF,0x01, +0xFF,0x00,0x01,0xFF,0x07,0xFC,0x00,0x01,0xFE,0x0F, +0xF0,0x00,0x01,0xFC,0x1F,0xC0,0x00,0x03,0xFC,0x7F, +0x80,0x00,0x07,0xF8,0xFE,0x00,0x00,0x07,0x84,0x3F, +0x80,0x00,0x00,0x01,0xBF,0xC0,0x00,0x00,0x00,0x5F, +0xF0,0x00,0x00,0x00,0x07,0xF0,0x00,0x00,0x1E,0x0F, +0xE0,0x00,0x00,0x3F,0x9F,0xC0,0x00,0x00,0xFF,0x3F, +0xC0,0x00,0x01,0xFC,0x3F,0x80,0x00,0x03,0xF8,0x7F, +0x80,0x00,0x0F,0xF0,0xFF,0x80,0x00,0x3F,0xC0,0xFF, +0x80,0x00,0xFF,0x81,0xFF,0x80,0x03,0xFE,0x01,0xFF, +0xE0,0x3F,0xFC,0x01,0xFF,0xFF,0xFF,0xF0,0x01,0xFF, +0xFF,0xFF,0xC0,0x01,0xFF,0xFF,0xFF,0x00,0x01,0xFF, +0xFF,0xFC,0x00,0x00,0xFF,0xFF,0xE0,0x00,0x00,0x7F, +0xFF,0x80,0x00,0x00,0x1F,0xF0,0x00,0x00,0x09,0x5E, +0x8F,0xFA,0xED,0x00,0x00,0x00,0x03,0xFE,0x80,0x00, +0x00,0x01,0xFC,0x00,0x00,0x00,0x07,0xF0,0x00,0x1F, +0xE0,0x1F,0xC0,0x03,0xFF,0xE0,0x7F,0x00,0x3F,0xFF, +0xE1,0xFC,0x01,0xFF,0xFF,0xC7,0xF0,0x1F,0xFF,0xFF, +0x9F,0xC0,0x7F,0xFF,0xFF,0x7F,0x03,0xFF,0xFF,0xFF, +0xFC,0x1F,0xFC,0x0F,0xFF,0xF0,0xFF,0xC0,0x07,0xFF, +0xC3,0xFE,0x00,0x0F,0xFF,0x1F,0xF0,0x00,0x1F,0xFC, +0x7F,0x80,0x00,0x3F,0xF1,0xFC,0x00,0x00,0x7F,0xCF, +0xF0,0x00,0x01,0xFF,0x97,0xF0,0x00,0x00,0x7F,0xBF, +0x80,0x00,0x01,0xFF,0xBF,0xC0,0x00,0x00,0x7F,0xAF, +0xE0,0x00,0x00,0x3F,0xCB,0xF8,0x00,0x00,0x3F,0xCF, +0xF0,0x00,0x01,0xFF,0x1F,0xC0,0x00,0x07,0xFC,0x7F, +0x80,0x00,0x3F,0xF0,0xFF,0x00,0x01,0xFF,0xC3,0xFE, +0x00,0x0F,0xFF,0x07,0xFC,0x00,0x7F,0xFC,0x1F,0xFC, +0x07,0xFF,0xF0,0x3F,0xFF,0xFF,0xDF,0xC0,0x7F,0xFF, +0xFF,0x7F,0x00,0xFF,0xFF,0xF9,0xFC,0x01,0xFF,0xFF, +0xC7,0xF0,0x03,0xFF,0xFE,0x1F,0xC0,0x03,0xFF,0xE0, +0x7F,0x00,0x01,0xFE,0x00,0x00,0x0A,0x17,0x0F,0xFA, +0xE0,0x00,0x0F,0xFC,0x00,0x00,0x00,0x3F,0xFF,0xC0, +0x00,0x00,0x7F,0xFF,0xF8,0x00,0x00,0x7F,0xFF,0xFF, +0x00,0x00,0xFF,0xFF,0xFF,0xC0,0x00,0xFF,0xFF,0xFF, +0xF0,0x00,0xFF,0xFF,0xFF,0xFC,0x00,0xFF,0xF0,0x0F, +0xFF,0x00,0x7F,0xC0,0x00,0xFF,0x80,0x7F,0xC0,0x00, +0x1F,0xE0,0x3F,0xC0,0x00,0x07,0xF0,0x3F,0xC0,0x00, +0x01,0xFC,0x1F,0xC0,0x00,0x00,0xFE,0x43,0xF8,0x00, +0x00,0x07,0xF4,0x3F,0x00,0x00,0x00,0x3F,0x3F,0x80, +0x00,0x00,0x1F,0xF7,0xFF,0xFF,0xFF,0xFF,0xFE,0xBF, +0x80,0x00,0x00,0x00,0x25,0xFC,0x00,0x00,0x00,0x00, +0xFF,0x00,0x00,0x00,0xE0,0x3F,0xC0,0x00,0x00,0xFF, +0x1F,0xE0,0x00,0x00,0xFF,0x0F,0xF8,0x00,0x00,0xFF, +0x83,0xFF,0x00,0x00,0xFF,0x80,0xFF,0xC0,0x00,0xFF, +0xC0,0x7F,0xFC,0x03,0xFF,0xC0,0x1F,0xFF,0xFF,0xFF, +0xC0,0x07,0xFF,0xFF,0xFF,0xE0,0x01,0xFF,0xFF,0xFF, +0xE0,0x00,0x7F,0xFF,0xFF,0xC0,0x00,0x0F,0xFF,0xFF, +0xC0,0x00,0x01,0xFF,0xFF,0x80,0x00,0x00,0x0F,0xFC, +0x00,0x00,0x06,0x1E,0x88,0x01,0x80,0x00,0x3F,0xF0, +0x00,0x7F,0xFC,0x00,0xFF,0xFF,0x00,0x1F,0xFF,0xF0, +0x03,0xFF,0xFE,0x03,0xFF,0x00,0x80,0x3F,0xC0,0x0D, +0x03,0xF8,0x00,0xDF,0xFF,0xFF,0xCD,0x03,0xF8,0x00, +0xD0,0x3F,0x80,0x0D,0x03,0xF8,0x00,0xD0,0x3F,0x80, +0x0D,0x03,0xF8,0x00,0x80,0x3F,0x80,0x00,0x09,0x5F, +0x8F,0x72,0xE0,0x00,0x1F,0xE0,0x00,0x00,0x03,0xFF, +0xF0,0x7F,0x00,0x3F,0xFF,0xE1,0xFC,0x01,0xFF,0xFF, +0xE7,0xF0,0x1F,0xFF,0xFF,0xDF,0xE0,0x1F,0xFF,0xFF, +0xFF,0xE0,0xFF,0xE0,0x3F,0xFF,0x87,0xFE,0x00,0x3F, +0xFE,0x1F,0xF0,0x00,0x7F,0xF8,0xFF,0x80,0x00,0xFF, +0xE3,0xFC,0x00,0x01,0xFF,0x8F,0xE0,0x00,0x03,0xFE, +0x7F,0x80,0x00,0x0F,0xFC,0xBF,0x80,0x00,0x03,0xFF, +0x7F,0x80,0x00,0x00,0xFF,0x5F,0xC0,0x00,0x00,0x7F, +0x97,0xF0,0x00,0x00,0x7F,0x9F,0xE0,0x00,0x03,0xFE, +0x3F,0x80,0x00,0x0F,0xF8,0xFF,0x00,0x00,0x7F,0xE3, +0xFC,0x00,0x03,0xFF,0x87,0xF8,0x00,0x1F,0xFE,0x1F, +0xF8,0x00,0xFF,0xF8,0x3F,0xF8,0x0F,0xFF,0xE0,0x7F, +0xFF,0xFF,0xFF,0xC0,0x1F,0xFF,0xFF,0xFF,0xC0,0x1F, +0xFF,0xFE,0x7F,0x00,0x3F,0xFF,0xF1,0xFC,0x00,0x3F, +0xFF,0x07,0xF0,0x00,0x1F,0xE0,0x1F,0xE4,0x00,0x00, +0x00,0x0F,0xE0,0x00,0x00,0x00,0x3F,0x1E,0x00,0x00, +0x01,0xFC,0x7F,0x00,0x00,0x07,0xF1,0xFC,0x00,0x00, +0x3F,0xC7,0xF8,0x00,0x00,0xFE,0x1F,0xF0,0x00,0x07, +0xF8,0x3F,0xE0,0x00,0x7F,0xE0,0xFF,0xE0,0x0F,0xFF, +0x01,0xFF,0xFF,0xFF,0xF8,0x07,0xFF,0xFF,0xFF,0xC0, +0x0F,0xFF,0xFF,0xFE,0x00,0x1F,0xFF,0xFF,0xF0,0x00, +0x1F,0xFF,0xFF,0x80,0x00,0x1F,0xFF,0xF8,0x00,0x00, +0x0F,0xFE,0x00,0x00,0x08,0x9E,0x18,0x02,0xED,0xFE, +0x00,0x00,0x00,0x37,0xF8,0x00,0x00,0x00,0x7F,0x00, +0x00,0x00,0x0F,0xE0,0x0F,0xF0,0x01,0xFC,0x0F,0xFF, +0xC0,0x3F,0x87,0xFF,0xFC,0x07,0xF1,0xFF,0xFF,0xE0, +0xFE,0x7F,0xFF,0xFE,0x1F,0xDF,0xFF,0xFF,0xE3,0xFF, +0xFF,0xFF,0xFC,0x7F,0xFF,0x03,0xFF,0xCF,0xFF,0x80, +0x1F,0xF9,0xFF,0xC0,0x00,0xFF,0x3F,0xF0,0x00,0x1F, +0xE8,0xFF,0x80,0x00,0x3F,0xE7,0xFC,0x00,0x00,0x7F, +0xDF,0xE0,0x00,0x01,0xFF,0x7F,0x80,0x00,0x07,0xFD, +0xFE,0x00,0x00,0x1F,0xF7,0xF8,0x00,0x00,0x7F,0x7F, +0x00,0x00,0x0F,0xE0,0x01,0xDE,0x18,0x01,0x2D,0xFF, +0xA0,0x20,0x06,0xFF,0xDF,0xFB,0xFF,0x7F,0xEF,0xFD, +0xFF,0x1F,0xC0,0x04,0x67,0x73,0x71,0x3D,0x00,0x3F, +0xE8,0x00,0x02,0x00,0x00,0x1A,0x00,0x7F,0xD0,0x03, +0xFE,0x80,0x1F,0xF4,0x00,0xFF,0xA0,0x07,0xFD,0x00, +0x3F,0xE8,0x01,0xFE,0x40,0x0F,0xE0,0x07,0xF8,0x01, +0xFC,0x00,0xFF,0x43,0xFF,0xF8,0xFF,0xFC,0x87,0xFF, +0xC3,0xFF,0xC0,0x3F,0xC0,0x00,0x09,0x1E,0x18,0x02, +0xBD,0xFE,0x00,0x00,0x00,0x0D,0xFE,0x00,0x00,0x00, +0x08,0xFE,0x00,0x00,0x00,0x07,0xF0,0x00,0x03,0xFE, +0x3F,0x80,0x00,0x3F,0xE1,0xFC,0x00,0x03,0xFE,0x0F, +0xE0,0x00,0x7F,0xE0,0x7F,0x00,0x07,0xFE,0x03,0xF8, +0x00,0x7F,0xE0,0x1F,0xC0,0x07,0xFE,0x00,0xFE,0x00, +0x7F,0xE0,0x07,0xF0,0x07,0xFE,0x00,0x3F,0x80,0x7F, +0xE0,0x01,0xFC,0x07,0xFE,0x00,0x0F,0xE0,0x7F,0xE0, +0x00,0x7F,0x07,0xFE,0x00,0x03,0xF8,0x7F,0xE0,0x00, +0x1F,0xC7,0xFE,0x00,0x00,0xFE,0x7F,0xE0,0x00,0x07, +0xF7,0xFE,0x00,0x00,0x3F,0xFF,0xF0,0x00,0x02,0x3F, +0xFF,0xF8,0x00,0x01,0xFF,0xFF,0xE0,0x00,0x0F,0xFF, +0xFF,0x80,0x00,0x7F,0xF3,0xFC,0x00,0x03,0xFF,0x0F, +0xF0,0x00,0x1F,0xF0,0x7F,0xC0,0x00,0xFF,0x01,0xFE, +0x00,0x07,0xF0,0x07,0xF8,0x00,0x3F,0x80,0x3F,0xE0, +0x01,0xFC,0x00,0xFF,0x00,0x0F,0xE0,0x03,0xFC,0x00, +0x7F,0x00,0x1F,0xF0,0x03,0xF8,0x00,0x7F,0x80,0x1F, +0xC0,0x01,0xFE,0x00,0xFE,0x00,0x07,0xF8,0x07,0xF0, +0x00,0x3F,0xE0,0x3F,0x80,0x00,0xFF,0x01,0xFC,0x00, +0x03,0xFC,0x0F,0xE0,0x00,0x1F,0xF0,0x7F,0x00,0x00, +0x7F,0x83,0xF8,0x00,0x01,0xFE,0x1F,0xC0,0x00,0x0F, +0xF8,0xFE,0x00,0x00,0x3F,0xC7,0xF0,0x00,0x00,0xFF, +0x3F,0x80,0x00,0x07,0xFC,0x01,0xDE,0x18,0x01,0x2D, +0xFF,0xBF,0xF7,0xFE,0xFF,0xDF,0xFB,0xFF,0x7F,0xEF, +0xFA,0xFE,0x0E,0xD6,0x98,0x04,0x70,0x00,0x07,0xF8, +0x00,0x01,0xFE,0x00,0x7F,0x03,0xFF,0xF0,0x00,0xFF, +0xFC,0x07,0xF0,0x7F,0xFF,0x80,0x3F,0xFF,0xE0,0x7F, +0x1F,0xFF,0xFC,0x07,0xFF,0xFF,0x07,0xF3,0xFF,0xFF, +0xE0,0xFF,0xFF,0xF8,0x7F,0x7F,0xFF,0xFF,0x1F,0xFF, +0xFF,0xC7,0xF7,0xFF,0xFF,0xF3,0xFF,0xFF,0xFC,0x7F, +0xFF,0x03,0xFF,0xFF,0x80,0xFF,0xE7,0xFF,0x80,0x0F, +0xFF,0xE0,0x03,0xFE,0x7F,0xF0,0x00,0x7F,0xFC,0x00, +0x1F,0xE7,0xFE,0x00,0x03,0xFF,0x80,0x00,0xFF,0x7F, +0xC0,0x00,0x3F,0xF0,0x00,0x0F,0xF7,0xFC,0x00,0x01, +0xFE,0x00,0x00,0x7F,0x8F,0xF0,0x00,0x03,0xFC,0x00, +0x00,0xFE,0xFF,0x00,0x00,0x3F,0x80,0x00,0x0F,0xFB, +0xFC,0x00,0x00,0x7F,0x00,0x00,0x1F,0xF7,0xF8,0x00, +0x00,0xFE,0x00,0x00,0x3F,0xEF,0xF0,0x00,0x01,0xFC, +0x00,0x00,0x7F,0xDF,0xE0,0x00,0x03,0xF8,0x00,0x00, +0xFE,0xFE,0x00,0x00,0x3F,0x80,0x00,0x0F,0xE0,0x08, +0x96,0x98,0x02,0xE0,0x00,0x07,0xF8,0x00,0xFE,0x07, +0xFF,0xE0,0x1F,0xC3,0xFF,0xFF,0x03,0xF8,0xFF,0xFF, +0xF0,0x7F,0x3F,0xFF,0xFF,0x0F,0xEF,0xFF,0xFF,0xF1, +0xFF,0xFF,0xFF,0xFE,0x3F,0xFF,0x81,0xFF,0xE7,0xFF, +0x80,0x0F,0xFC,0xFF,0xE0,0x00,0x7F,0x9F,0xF8,0x00, +0x0F,0xFC,0x7F,0xC0,0x00,0x1F,0xF3,0xFE,0x00,0x00, +0x3F,0xEF,0xF0,0x00,0x00,0xFF,0xBF,0xC0,0x00,0x03, +0xFE,0xFF,0x00,0x00,0x0F,0xFB,0xFC,0x00,0x00,0x3F, +0xBF,0x80,0x00,0x07,0xF0,0x0A,0x17,0x0F,0xFA,0xE0, +0x00,0x0F,0xFC,0x00,0x00,0x00,0x3F,0xFF,0xC0,0x00, +0x00,0x7F,0xFF,0xF8,0x00,0x00,0xFF,0xFF,0xFF,0x00, +0x00,0xFF,0xFF,0xFF,0xC0,0x00,0xFF,0xFF,0xFF,0xF0, +0x00,0xFF,0xFF,0xFF,0xFC,0x00,0xFF,0xF0,0x0F,0xFF, +0x00,0x7F,0xE0,0x01,0xFF,0x80,0x7F,0xC0,0x00,0x3F, +0xE0,0x7F,0xC0,0x00,0x0F,0xF9,0x07,0xF8,0x00,0x00, +0x7F,0x87,0xF8,0x00,0x00,0x1F,0xE9,0x7F,0x00,0x00, +0x00,0xFE,0x7F,0x80,0x00,0x00,0x7F,0xEF,0xF0,0x00, +0x00,0x03,0xFC,0xFF,0x00,0x00,0x00,0x3F,0xBF,0xC0, +0x00,0x00,0x3F,0xE1,0xFC,0x00,0x00,0x03,0xF8,0xFE, +0x00,0x00,0x03,0xFC,0x7F,0x80,0x00,0x01,0xFE,0x83, +0xFC,0x00,0x00,0x3F,0xC1,0xFF,0x00,0x00,0x3F,0xE0, +0x7F,0xC0,0x00,0x3F,0xE0,0x1F,0xF8,0x00,0x7F,0xF0, +0x0F,0xFF,0x00,0xFF,0xF0,0x03,0xFF,0xFF,0xFF,0xF0, +0x00,0xFF,0xFF,0xFF,0xF0,0x00,0x3F,0xFF,0xFF,0xF0, +0x00,0x0F,0xFF,0xFF,0xF0,0x00,0x01,0xFF,0xFF,0xE0, +0x00,0x00,0x3F,0xFF,0xC0,0x00,0x00,0x03,0xFF,0x00, +0x00,0x09,0x5F,0x1B,0x7A,0xE0,0x00,0x0F,0xF0,0x00, +0x1F,0xC0,0xFF,0xF8,0x00,0x7F,0x0F,0xFF,0xF8,0x01, +0xFC,0x7F,0xFF,0xF0,0x07,0xF3,0xFF,0xFF,0xF0,0x1F, +0xCF,0xFF,0xFF,0xE0,0x7F,0x7F,0xFF,0xFF,0x81,0xFF, +0xFE,0x07,0xFF,0x07,0xFF,0xE0,0x07,0xFE,0x1F,0xFE, +0x00,0x0F,0xF8,0x7F,0xF0,0x00,0x1F,0xF1,0xFF,0x80, +0x00,0x3F,0xC7,0xFE,0x00,0x00,0x7F,0x1F,0xF0,0x00, +0x01,0xFE,0x7F,0xC0,0x00,0x03,0xFA,0x3F,0xC0,0x00, +0x01,0xFC,0xFF,0x00,0x00,0x03,0xFE,0xFF,0x00,0x00, +0x01,0xFE,0x7F,0x80,0x00,0x00,0xFE,0xFE,0x00,0x00, +0x07,0xFC,0xFF,0x80,0x00,0x03,0xF9,0xFF,0x00,0x00, +0x1F,0xE7,0xFC,0x00,0x00,0x7F,0x1F,0xF8,0x00,0x03, +0xFC,0x7F,0xF0,0x00,0x1F,0xE1,0xFF,0xE0,0x00,0xFF, +0x87,0xFF,0xC0,0x07,0xFC,0x1F,0xFF,0xC0,0x7F,0xF0, +0x7F,0xFF,0xFF,0xFF,0x81,0xFD,0xFF,0xFF,0xFC,0x07, +0xF7,0xFF,0xFF,0xE0,0x1F,0xCF,0xFF,0xFF,0x00,0x7F, +0x0F,0xFF,0xF0,0x01,0xFC,0x1F,0xFF,0x00,0x07,0xF0, +0x0F,0xE0,0x00,0x37,0xF8,0x00,0x00,0x00,0x1B,0xFC, +0x00,0x00,0x00,0x08,0xFE,0x00,0x00,0x00,0x00,0x09, +0x5F,0x0F,0x7A,0xE0,0x00,0x1F,0xC0,0x00,0x00,0x03, +0xFF,0xE0,0x7F,0x00,0x3F,0xFF,0xC1,0xFC,0x03,0xFF, +0xFF,0xC7,0xF0,0x1F,0xFF,0xFF,0x9F,0xC0,0xFF,0xFF, +0xFE,0x7F,0x03,0xFF,0xFF,0xFD,0xFC,0x1F,0xFC,0x0F, +0xFF,0xF0,0xFF,0xC0,0x0F,0xFF,0xC3,0xFE,0x00,0x0F, +0xFF,0x1F,0xF0,0x00,0x1F,0xFC,0x7F,0x80,0x00,0x3F, +0xF3,0xFC,0x00,0x00,0xFF,0xCF,0xF0,0x00,0x01,0xFF, +0x3F,0x80,0x00,0x07,0xFE,0x1F,0xC0,0x00,0x01,0xFE, +0xFE,0x00,0x00,0x07,0xFE,0xFF,0x00,0x00,0x01,0xFE, +0xBF,0x80,0x00,0x00,0xFF,0x2F,0xE0,0x00,0x00,0xFF, +0x3F,0xC0,0x00,0x07,0xFC,0x7F,0x00,0x00,0x1F,0xF1, +0xFE,0x00,0x00,0xFF,0xC3,0xFC,0x00,0x07,0xFF,0x0F, +0xF8,0x00,0x3F,0xFC,0x1F,0xF0,0x01,0xFF,0xF0,0x7F, +0xF8,0x1F,0xFF,0xC0,0xFF,0xFF,0xFF,0xFF,0x01,0xFF, +0xFF,0xFD,0xFC,0x03,0xFF,0xFF,0xF7,0xF0,0x07,0xFF, +0xFF,0x9F,0xC0,0x07,0xFF,0xF8,0x7F,0x00,0x07,0xFF, +0xC1,0xFC,0x00,0x03,0xF8,0x07,0xFD,0x00,0x00,0x00, +0x03,0xFE,0x80,0x00,0x00,0x01,0xFE,0x00,0x00,0x00, +0x00,0xFE,0x05,0xD6,0x98,0x01,0xC0,0x00,0x3F,0x07, +0xE1,0xFF,0xE7,0xE3,0xFF,0xF7,0xE7,0xFF,0xF7,0xE7, +0xFF,0xE7,0xEF,0xFF,0xE7,0xFF,0xFF,0xC7,0xFF,0xC1, +0xC7,0xFF,0x00,0x47,0xFE,0x00,0x08,0xFF,0x80,0x01, +0x5F,0xE0,0x00,0x37,0xF8,0x00,0x06,0xFF,0x00,0x00, +0xDF,0xE0,0x00,0x1B,0xFC,0x00,0x01,0xFC,0x00,0x00, +0x09,0x17,0x0F,0xFA,0xA0,0x00,0x7F,0xE0,0x00,0x00, +0x1F,0xFF,0xF0,0x00,0x03,0xFF,0xFF,0xE0,0x00,0x7F, +0xFF,0xFF,0xC0,0x07,0xFF,0xFF,0xFF,0x04,0x0F,0xFF, +0xFF,0xFF,0x80,0xFF,0xE0,0x0F,0xFE,0x07,0xF8,0x00, +0x1F,0xF0,0x7F,0x80,0x00,0x7F,0x83,0xF8,0x00,0x01, +0xFE,0x1F,0xC0,0x00,0x07,0xF0,0xFE,0x00,0x00,0x3C, +0x07,0xF0,0x00,0x00,0x00,0x3F,0xC0,0x00,0x00,0x01, +0xFF,0x00,0x00,0x00,0x07,0xFF,0x00,0x00,0x00,0x3F, +0xFF,0x00,0x00,0x01,0xFF,0xFF,0x80,0x00,0x07,0xFF, +0xFF,0xC0,0x00,0x1F,0xFF,0xFF,0xC0,0x00,0x7F,0xFF, +0xFF,0x80,0x01,0xFF,0xFF,0xFF,0x00,0x03,0xFF,0xFF, +0xFC,0x00,0x03,0xFF,0xFF,0xF0,0x00,0x03,0xFF,0xFF, +0xC0,0x00,0x03,0xFF,0xFF,0x00,0x00,0x01,0xFF,0xF8, +0x00,0x00,0x00,0xFF,0xE0,0x00,0x00,0x01,0xFF,0x00, +0x00,0x00,0x07,0xF8,0x78,0x00,0x00,0x1F,0xDF,0xC0, +0x00,0x00,0xFE,0xFF,0x00,0x00,0x07,0xF3,0xF8,0x00, +0x00,0x3F,0x9F,0xE0,0x00,0x03,0xF8,0xFF,0x80,0x00, +0x3F,0xC3,0xFE,0x00,0x03,0xFE,0x1F,0xFE,0x00,0xFF, +0xE0,0x7F,0xFF,0xFF,0xFF,0x01,0xFF,0xFF,0xFF,0xF0, +0x07,0xFF,0xFF,0xFF,0x00,0x1F,0xFF,0xFF,0xF0,0x00, +0x7F,0xFF,0xFE,0x00,0x00,0xFF,0xFF,0xC0,0x00,0x00, +0x7F,0xF0,0x00,0x05,0x5E,0x0B,0xF9,0x70,0x00,0x80, +0x00,0x06,0x00,0x00,0x78,0x00,0x07,0xE0,0x0D,0x07, +0xF0,0x05,0x03,0xF8,0x03,0x7F,0xFF,0xFD,0xA0,0xFE, +0x00,0xD0,0x7F,0x00,0x68,0x3F,0x80,0x34,0x1F,0xC0, +0x00,0x7F,0x00,0x01,0xFE,0x00,0x07,0xFC,0x00,0x1F, +0xFF,0xD0,0x07,0xFF,0xE0,0x1F,0xFF,0xC0,0x3F,0xFF, +0x00,0x3F,0xFC,0x00,0x3F,0xE0,0x08,0x96,0x9B,0xFA, +0xED,0xFE,0x00,0x00,0x1F,0xF7,0xF8,0x00,0x00,0x7F, +0xDF,0xE0,0x00,0x01,0xFF,0x7F,0x80,0x00,0x07,0xF7, +0xF0,0x00,0x00,0xFF,0x3F,0xC0,0x00,0x07,0xFC,0x7F, +0x80,0x00,0x3F,0xEF,0xF8,0x00,0x0F,0xFC,0xFF,0x00, +0x03,0xFF,0x9F,0xF8,0x01,0xFF,0xF3,0xFF,0x80,0xFF, +0xFE,0x3F,0xFF,0xFF,0xDF,0xC7,0xFF,0xFF,0xF3,0xF8, +0x7F,0xFF,0xFC,0x7F,0x07,0xFF,0xFF,0x0F,0xE0,0x7F, +0xFF,0xC1,0xFC,0x03,0xFF,0xE0,0x3F,0x80,0x0F,0xF0, +0x00,0x00,0x09,0xD6,0x04,0x02,0x97,0xF8,0x00,0x00, +0x0F,0xF8,0x7F,0x00,0x00,0x01,0xFC,0x7F,0x80,0x00, +0x03,0xFD,0x07,0xF0,0x00,0x00,0x7F,0x07,0xF8,0x00, +0x00,0xFF,0x20,0x7F,0x00,0x00,0x1F,0xC0,0x7F,0x80, +0x00,0x3F,0xC4,0x07,0xF0,0x00,0x07,0xF0,0x07,0xF8, +0x00,0x0F,0xF0,0x03,0xF8,0x00,0x0F,0xE0,0x03,0xFC, +0x00,0x0F,0xE0,0x03,0xFC,0x00,0x1F,0xE0,0x01,0xFC, +0x00,0x1F,0xC0,0x80,0x3F,0xC0,0x07,0xF8,0x00,0x1F, +0xC0,0x07,0xF0,0x00,0x1F,0xE0,0x0F,0xF0,0x00,0x0F, +0xE0,0x0F,0xF0,0x00,0x0F,0xE0,0x0F,0xE0,0x00,0x0F, +0xF0,0x1F,0xE0,0x00,0x07,0xF0,0x1F,0xE0,0x00,0x07, +0xF0,0x1F,0xC0,0x00,0x07,0xF8,0x3F,0xC0,0x10,0x00, +0x7F,0x07,0xF0,0x00,0x00,0x7F,0x8F,0xF0,0x02,0x00, +0x07,0xF1,0xFC,0x00,0x00,0x07,0xFB,0xFC,0x00,0x40, +0x00,0x7F,0x7F,0x00,0x00,0x00,0x7F,0xFF,0x00,0x09, +0x00,0x07,0xFF,0xC0,0x01,0x00,0x00,0x7F,0xF0,0x00, +0x00,0x00,0x3F,0xF0,0x00,0x20,0x00,0x07,0xFC,0x00, +0x00,0x0E,0xD6,0x00,0x03,0xB8,0xFE,0x00,0x00,0x7F, +0xC0,0x00,0x0F,0xEF,0xF0,0x00,0x07,0xFC,0x00,0x01, +0xFE,0x7F,0x00,0x00,0x7F,0xC0,0x00,0x1F,0xC7,0xF0, +0x00,0x0F,0xFE,0x00,0x01,0xFC,0x7F,0x80,0x00,0xFF, +0xE0,0x00,0x3F,0xD0,0x7F,0x00,0x01,0xFF,0xC0,0x00, +0x7F,0x07,0xF0,0x00,0x1F,0xFE,0x00,0x0F,0xF0,0x3F, +0x80,0x03,0xFF,0xE0,0x00,0xFE,0x20,0x7F,0x00,0x07, +0xEF,0xC0,0x01,0xFC,0x03,0xF8,0x00,0x7E,0xFE,0x00, +0x3F,0x84,0x07,0xF0,0x01,0xFD,0xFC,0x00,0x7F,0x08, +0x07,0xF0,0x03,0xF1,0xF8,0x01,0xFC,0x00,0x7F,0x00, +0x7F,0x1F,0xC0,0x1F,0xC0,0x03,0xF8,0x07,0xF1,0xFC, +0x03,0xF8,0x10,0x07,0xF0,0x0F,0xC1,0xF8,0x07,0xF0, +0x20,0x07,0xF0,0x3F,0x83,0xF8,0x1F,0xC0,0x00,0x7F, +0x03,0xF0,0x3F,0x81,0xFC,0x00,0x07,0xF8,0x3F,0x01, +0xF8,0x3F,0x80,0x40,0x07,0xF0,0xFE,0x03,0xF8,0x7F, +0x00,0x00,0x7F,0x0F,0xE0,0x3F,0x8F,0xE0,0x00,0x03, +0xF8,0xFC,0x01,0xF8,0xFE,0x00,0x00,0x3F,0x9F,0xC0, +0x1F,0xCF,0xE0,0x00,0x03,0xF9,0xFC,0x01,0xFC,0xFC, +0x00,0x00,0x1F,0x9F,0xC0,0x1F,0xDF,0xC0,0x00,0x01, +0xFD,0xF8,0x00,0xFD,0xFC,0x00,0x00,0x1F,0xDF,0x80, +0x0F,0xDF,0x80,0x08,0x00,0x1F,0xFF,0x00,0x1F,0xFF, +0x00,0x00,0x01,0xFF,0xF0,0x00,0xFF,0xF0,0x01,0x20, +0x01,0xFF,0xC0,0x01,0xFF,0xC0,0x00,0x00,0x0F,0xFC, +0x00,0x1F,0xF8,0x00,0x20,0x00,0x1F,0xF0,0x00,0x1F, +0xF0,0x00,0x00,0x00,0xFF,0x00,0x01,0xFE,0x00,0x00, +0x0A,0x16,0x04,0x02,0xA3,0xFE,0x00,0x00,0x07,0xF8, +0xFF,0x00,0x00,0x07,0xF8,0x3F,0xC0,0x00,0x07,0xFC, +0x1F,0xF0,0x00,0x07,0xFC,0x07,0xFC,0x00,0x03,0xFC, +0x01,0xFE,0x00,0x03,0xFC,0x00,0x7F,0x80,0x03,0xFE, +0x00,0x3F,0xE0,0x01,0xFE,0x00,0x0F,0xF0,0x01,0xFE, +0x00,0x03,0xFC,0x01,0xFF,0x00,0x01,0xFF,0x01,0xFF, +0x00,0x00,0x7F,0x80,0xFF,0x00,0x00,0x1F,0xE0,0xFF, +0x00,0x00,0x0F,0xF8,0xFF,0x80,0x00,0x03,0xFC,0xFF, +0x80,0x00,0x00,0xFF,0x7F,0x80,0x00,0x00,0x7F,0xFF, +0x80,0x00,0x00,0x1F,0xFF,0xC0,0x00,0x00,0x07,0xFF, +0xC0,0x01,0x00,0x00,0x3F,0xF8,0x00,0x10,0x00,0x01, +0xFF,0x00,0x00,0x00,0x01,0xFF,0xC0,0x00,0x00,0x01, +0xFF,0xE0,0x00,0x00,0x01,0xFF,0xF8,0x00,0x00,0x00, +0xFF,0xFE,0x00,0x00,0x00,0xFF,0xFF,0x80,0x00,0x00, +0xFF,0xBF,0xC0,0x00,0x00,0x7F,0x8F,0xF0,0x00,0x00, +0x7F,0x87,0xFC,0x00,0x00,0x7F,0xC1,0xFE,0x00,0x00, +0x7F,0xC0,0x7F,0x80,0x00,0x3F,0xC0,0x3F,0xE0,0x00, +0x3F,0xC0,0x0F,0xF0,0x00,0x3F,0xE0,0x03,0xFC,0x00, +0x3F,0xE0,0x01,0xFF,0x00,0x1F,0xE0,0x00,0x7F,0x80, +0x1F,0xE0,0x00,0x1F,0xE0,0x1F,0xF0,0x00,0x0F,0xF8, +0x0F,0xF0,0x00,0x03,0xFE,0x0F,0xF0,0x00,0x00,0xFF, +0x0F,0xF8,0x00,0x00,0x3F,0xCF,0xF8,0x00,0x00,0x1F, +0xF0,0x09,0x5F,0x07,0x72,0x77,0xF0,0x00,0x00,0x1F, +0xCF,0xE0,0x00,0x00,0xFF,0x87,0xF0,0x00,0x00,0x7F, +0x0F,0xE0,0x00,0x03,0xFD,0x07,0xF0,0x00,0x01,0xFC, +0x0F,0xE0,0x00,0x0F,0xF2,0x07,0xF0,0x00,0x07,0xF0, +0x0F,0xE0,0x00,0x3F,0xC4,0x07,0xF0,0x00,0x1F,0xC0, +0x0F,0xE0,0x00,0xFF,0x08,0x07,0xF0,0x00,0x7F,0x00, +0x0F,0xE0,0x03,0xFC,0x10,0x07,0xF0,0x01,0xFC,0x00, +0x0F,0xE0,0x0F,0xF0,0x20,0x07,0xF0,0x07,0xF0,0x00, +0x0F,0xE0,0x3F,0xC0,0x40,0x07,0xF0,0x1F,0xC0,0x00, +0x0F,0xE0,0xFF,0x00,0x80,0x07,0xF0,0x7F,0x00,0x00, +0x0F,0xC3,0xFC,0x01,0x00,0x07,0xF1,0xFC,0x00,0x00, +0x0F,0xCF,0xF0,0x02,0x00,0x07,0xF7,0xF0,0x00,0x00, +0x0F,0xFF,0xC0,0x04,0x00,0x07,0xFF,0xC0,0x00,0x00, +0x0F,0xFF,0x00,0x08,0x00,0x07,0xFF,0x00,0x00,0x00, +0x0F,0xFC,0x00,0x10,0x00,0x07,0xFC,0x00,0x00,0x00, +0x0F,0xF0,0x00,0x20,0x00,0x07,0xF0,0x00,0x00,0x00, +0x3F,0xC0,0x00,0x40,0x00,0x1F,0xC0,0x00,0x24,0x00, +0x1F,0xC0,0x00,0x00,0x00,0xFE,0x00,0x00,0x00,0x07, +0xF8,0x00,0x00,0x10,0x3F,0xC0,0x00,0x00,0x7F,0xFF, +0x00,0x00,0x10,0x3F,0xFF,0x00,0x00,0x00,0x7F,0xF8, +0x00,0x00,0x01,0xFF,0xC0,0x00,0x00,0x07,0xFE,0x00, +0x00,0x00,0x0F,0xE0,0x00,0x00,0x00,0x09,0x56,0x04, +0x02,0x8D,0x3F,0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x00, +0xFF,0x80,0x00,0x00,0x07,0xFC,0x00,0x00,0x00,0x3F, +0xE0,0x00,0x00,0x01,0xFF,0x00,0x00,0x00,0x0F,0xF8, +0x10,0x00,0x00,0x0F,0xF8,0x00,0x00,0x00,0x7F,0xC0, +0x00,0x00,0x03,0xFE,0x00,0x00,0x00,0x1F,0xF0,0x00, +0x00,0x00,0xFF,0x80,0x00,0x00,0x07,0xFC,0x00,0x00, +0x00,0x3F,0xE0,0x00,0x00,0x00,0xFF,0x00,0x00,0x00, +0x07,0xFC,0x00,0x00,0x00,0x3F,0xE0,0x00,0x00,0x01, +0xFF,0x00,0x00,0x00,0x0F,0xF8,0x00,0x00,0x00,0x7F, +0xC0,0x00,0x00,0x03,0xFE,0x00,0x00,0x00,0x0F,0xF0, +0x00,0x00,0x00,0x7F,0xC0,0x00,0x00,0x03,0xFE,0x00, +0x00,0x00,0x1F,0xF0,0x00,0x00,0x00,0xFF,0x80,0x00, +0x00,0x07,0xFC,0x00,0x00,0x00,0x3F,0xE0,0x00,0x00, +0x08,0x3F,0xE0,0x00,0x00,0x01,0xFF,0x00,0x00,0x00, +0x1B,0xFF,0xFF,0xFF,0xFF,0xF0,0x05,0xE7,0x8B,0x71, +0xC0,0x00,0x0F,0xF0,0x00,0x3F,0xF0,0x00,0x7F,0xF0, +0x00,0xFF,0xF0,0x01,0xFF,0xF8,0x00,0x7F,0xFE,0x00, +0x7F,0xC1,0x00,0x1F,0xE0,0x34,0x03,0xF8,0x06,0x80, +0x7F,0x00,0xB0,0x0F,0xE0,0x12,0x03,0xF8,0x00,0x07, +0xF8,0x00,0x07,0xF0,0x00,0x0F,0xF0,0x00,0x3F,0xE0, +0x01,0xFF,0xC0,0x01,0xFF,0x80,0x01,0xFE,0x00,0x01, +0xFC,0x00,0x01,0xFE,0x00,0x01,0xFF,0x80,0x01,0xFF, +0xC0,0x00,0x3F,0xE0,0x00,0x0F,0xF0,0x00,0x07,0xF0, +0x00,0x07,0xF8,0x02,0x40,0x7F,0x00,0x68,0x07,0xF0, +0x0D,0x00,0xFE,0x01,0x60,0x1F,0xC0,0x00,0x1F,0xE0, +0x00,0x0F,0xE0,0x00,0x0F,0xF8,0x00,0x0F,0xFF,0xE0, +0x00,0xFF,0xF8,0x00,0x7F,0xF8,0x00,0x3F,0xF8,0x00, +0x1F,0xF8,0x00,0x03,0xF8,0x01,0xA7,0x1F,0x71,0x4D, +0xFF,0x7F,0xDF,0xF7,0xFD,0xFF,0x7F,0xDF,0xF7,0xFD, +0xFF,0x7F,0xDF,0xDF,0x80,0x05,0xE7,0x8F,0x71,0xC7, +0xF0,0x00,0x07,0xFE,0x00,0x07,0xFF,0x00,0x07,0xFF, +0x80,0x08,0xFF,0xF8,0x00,0xFF,0xFC,0x00,0x07,0xFC, +0x00,0x01,0xFC,0x00,0x01,0xFE,0x01,0xA0,0x1F,0xC0, +0x34,0x03,0xF8,0x05,0x80,0x7F,0x00,0x90,0x07,0xF0, +0x00,0x07,0xF8,0x00,0x03,0xF8,0x00,0x03,0xFC,0x00, +0x01,0xFF,0x00,0x00,0xFF,0xE0,0x00,0x7F,0xE0,0x00, +0x1F,0xE0,0x00,0x0F,0xE0,0x00,0x3F,0xE0,0x00,0x7F, +0xE0,0x00,0xFF,0xE0,0x01,0xFF,0x00,0x03,0xFC,0x00, +0x03,0xF8,0x00,0x07,0xF8,0x00,0x07,0xF0,0x10,0x01, +0xFE,0x03,0x40,0x3F,0x80,0x68,0x07,0xF0,0x0B,0x00, +0xFE,0x01,0x00,0x3F,0xC0,0x00,0xFF,0x80,0x23,0xFF, +0xF0,0x03,0xFF,0xE0,0x03,0xFF,0xC0,0x03,0xFF,0x80, +0x03,0xFF,0x00,0x03,0xFC,0x00,0x00,0x0A,0x47,0x90, +0xAB,0x00,0x07,0xF0,0x00,0x00,0x00,0x0F,0xFF,0x80, +0x00,0x01,0x07,0xFF,0xF8,0x00,0x00,0xC3,0xFF,0xFF, +0x80,0x00,0x71,0xFF,0xFF,0xF8,0x00,0x3C,0xFF,0xFF, +0xFF,0x00,0x3F,0x7F,0xFF,0xFF,0xF8,0x3F,0xDF,0xFF, +0xFF,0xFF,0xFF,0xF7,0xF8,0x3F,0xFF,0xFF,0xFD,0xF8, +0x01,0xFF,0xFF,0xFE,0x78,0x00,0x1F,0xFF,0xFF,0x1C, +0x00,0x01,0xFF,0xFF,0x86,0x00,0x00,0x3F,0xFF,0xC1, +0x00,0x00,0x03,0xFF,0xE0,0x00,0x00,0x00,0x1F,0xC0, +0x00,}; +/* font data size: 16081 bytes */ + +static const unsigned char Arial_60_index[] = { +0x00,0x00,0x00,0x50,0x06,0x40,0x2B,0x03,0x2C, +0x1F,0x40,0xF4,0x85,0x3C,0x15,0x18,0x5C,0x11,0x8D, +0xC6,0x85,0x1A,0xC0,0x6B,0xE1,0xB1,0x86,0xCC,0x1C, +0xD0,0x7E,0x62,0x0E,0xC9,0x41,0x29,0x28,0xB1,0x92, +0xF9,0x0C,0xF5,0x36,0x58,0xE8,0xB3,0xE1,0x8F,0x95, +0x3E,0xAD,0x06,0xE4,0x22,0x11,0x4B,0x48,0x59,0x4F, +0x75,0x81,0x97,0x10,0x61,0x05,0x94,0x86,0x60,0xD9, +0xB9,0x6C,0x21,0xB4,0x56,0xD5,0xDB,0xB9,0x74,0xD5, +0xD6,0x77,0x9C,0x1F,0x9E,0x83,0xAE,0x1A,0x18,0xC2, +0xE4,0x4B,0x96,0x9E,0x5E,0x69,0x9D,0x67,0xC7,0xA6, +0xCA,0xB4,0x0B,0x0F,0xED,0x3D,0xB5,0x72,0xDB,0xEB, +0x77,0x6E,0x42,0xB9,0x36,0xE6,0x5B,0xD1,0xEF,0xF9, +0xC2,0xAB,0x15,0xCC,0x83,0x32,0x44,0xCC,0x9B,0x38, +0xAC,0xE7,0x73,0xD2,0xD2,0xB7,0x4B,0xED,0x56,0xF5, +0xB1,0xD9,0x87,0x71,0xDD,0xF5,0x38,0x0E,0xE3,0x8F, +0x92,0x2E,0x5E,0x3A,0x21,0xEC,0x6B,0xBF,0x7F,0x33, +0xFD,0x64,0xF7,0x97,0xDF,0x9F,0x9F,0x40, +}; +/* font index size: 167 bytes */ + +const ILI9341_t3_font_t Arial_60 = { + Arial_60_index, + 0, + Arial_60_data, + 1, + 0, + 32, + 126, + 0, + 0, + 14, + 7, + 7, + 5, + 7, + 7, + 92, + 60 +}; + + + +static const unsigned char Arial_72_data[] = { +0x00,0x00,0x00,0x01,0xC0,0x02,0x64,0x2C,0x01,0xCD, +0xFF,0xEF,0xFF,0x7F,0xF9,0xFF,0xD7,0xF6,0xBF,0xAD, +0xFD,0xA7,0xC9,0x3E,0x68,0x03,0x7F,0xF1,0xFF,0x06, +0xCD,0x11,0x72,0x4D,0xFF,0x80,0x3F,0xFB,0xFF,0x00, +0x7F,0xDF,0xF0,0x07,0xFC,0xFF,0x00,0x3F,0xB1,0xFC, +0x00,0x7F,0x0F,0xC0,0x03,0xE4,0x9F,0x00,0x07,0xC0, +0x0D,0x64,0x04,0x03,0x88,0x00,0x00,0x1F,0xF0,0x00, +0xFF,0x80,0x00,0x00,0xFF,0xC0,0x07,0xFC,0x12,0x00, +0x00,0x7F,0xC0,0x03,0xFE,0x00,0x00,0x01,0xFF,0x00, +0x1F,0xF8,0x00,0x00,0x0F,0xFC,0x00,0x7F,0xC0,0x90, +0x00,0x07,0xFC,0x00,0x3F,0xE0,0x00,0x00,0x1F,0xF0, +0x01,0xFF,0x80,0x00,0x00,0xFF,0xC0,0x07,0xFC,0x04, +0x80,0x00,0x7F,0xC0,0x03,0xFE,0x00,0x00,0x01,0xFF, +0x00,0x1F,0xF8,0x00,0x00,0x0F,0xFC,0x00,0x7F,0xC0, +0x00,0x00,0x3F,0xE0,0x01,0xFF,0x00,0xDF,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xC7,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xE0,0x00,0x1F,0xF0,0x00,0xFF,0x80,0x00,0x00, +0x7F,0xC0,0x07,0xFE,0x00,0x00,0x03,0xFF,0x00,0x1F, +0xF0,0x01,0x20,0x01,0xFF,0x00,0x0F,0xF8,0x00,0x00, +0x07,0xFC,0x00,0x7F,0xE0,0x00,0x00,0x3F,0xF0,0x01, +0xFF,0x00,0x09,0x00,0x1F,0xF0,0x00,0xFF,0x80,0x00, +0x00,0x7F,0xC0,0x07,0xFE,0x00,0x00,0x03,0xFF,0x00, +0x1F,0xF0,0x00,0x40,0x01,0xFF,0x00,0x0F,0xF8,0x00, +0x37,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xF1,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xF0,0x07,0xFC,0x00,0x3F,0xE0, +0x00,0x00,0x1F,0xF0,0x01,0xFF,0x80,0x00,0x00,0xFF, +0xC0,0x07,0xFC,0x00,0x02,0x40,0x7F,0xC0,0x03,0xFE, +0x00,0x00,0x01,0xFF,0x00,0x1F,0xF8,0x00,0x00,0x0F, +0xFC,0x00,0x7F,0xC0,0x00,0x12,0x07,0xFC,0x00,0x3F, +0xE0,0x00,0x00,0x1F,0xF0,0x01,0xFF,0x80,0x00,0x00, +0xFF,0xC0,0x07,0xFC,0x00,0x00,0x90,0x7F,0xC0,0x03, +0xFE,0x00,0x00,0x01,0xFF,0x00,0x1F,0xF8,0x00,0x01, +0x01,0xFF,0x00,0x0F,0xF8,0x00,0x00,0x0B,0xEB,0x13, +0xB3,0x8A,0x00,0x00,0x07,0xC0,0x00,0x00,0x00,0x00, +0x3F,0xF8,0x00,0x00,0x00,0x03,0xFF,0xFF,0x80,0x00, +0x00,0x1F,0xFF,0xFF,0xE0,0x00,0x00,0x3F,0xFF,0xFF, +0xF8,0x00,0x00,0xFF,0xFF,0xFF,0xFC,0x00,0x01,0xFF, +0xFF,0xFF,0xFE,0x00,0x03,0xFF,0xFF,0xFF,0xFF,0x00, +0x03,0xFF,0xFF,0xFF,0xFF,0x80,0x07,0xFF,0xE7,0xFF, +0xFF,0xC0,0x0F,0xFF,0x07,0xCF,0xFF,0xC0,0x0F,0xFE, +0x07,0xC3,0xFF,0xE0,0x1F,0xFC,0x07,0xC0,0xFF,0xE0, +0x1F,0xF8,0x07,0xC0,0x7F,0xF0,0x1F,0xF0,0x07,0xC0, +0x3F,0xF0,0x3F,0xF0,0x07,0xC0,0x3F,0xF1,0x07,0xFC, +0x00,0xF8,0x03,0xFF,0x07,0xFC,0x00,0xF8,0x01,0xFF, +0x07,0xFC,0x00,0xF8,0x01,0xF0,0x24,0xFF,0x80,0x1F, +0x00,0x00,0x00,0xFF,0xC0,0x1F,0x00,0x00,0x00,0x7F, +0xC0,0x1F,0x00,0x00,0x00,0x7F,0xE0,0x1F,0x00,0x00, +0x00,0x7F,0xF0,0x1F,0x00,0x00,0x00,0x3F,0xF8,0x1F, +0x00,0x00,0x00,0x3F,0xFE,0x1F,0x00,0x00,0x00,0x1F, +0xFF,0x9F,0x00,0x00,0x00,0x1F,0xFF,0xFF,0x00,0x00, +0x00,0x0F,0xFF,0xFF,0x00,0x00,0x00,0x07,0xFF,0xFF, +0xE0,0x00,0x00,0x03,0xFF,0xFF,0xFE,0x00,0x00,0x00, +0xFF,0xFF,0xFF,0x80,0x00,0x00,0x3F,0xFF,0xFF,0xE0, +0x00,0x00,0x1F,0xFF,0xFF,0xF8,0x00,0x00,0x03,0xFF, +0xFF,0xFC,0x00,0x00,0x00,0xFF,0xFF,0xFF,0x00,0x00, +0x00,0x1F,0xFF,0xFF,0x00,0x00,0x00,0x1F,0xFF,0xFF, +0x80,0x00,0x00,0x1F,0x1F,0xFF,0xC0,0x00,0x00,0x1F, +0x07,0xFF,0xE0,0x00,0x00,0x1F,0x01,0xFF,0xE0,0x00, +0x00,0x1F,0x00,0x7F,0xF4,0x00,0x00,0x03,0xE0,0x07, +0xFE,0x80,0x00,0x00,0x7C,0x00,0x7F,0xF2,0x00,0x00, +0x0F,0x80,0x07,0xFC,0x1F,0x00,0x0F,0x80,0x07,0xFE, +0x3F,0xE0,0x01,0xF0,0x00,0xFF,0xBF,0xF0,0x01,0xF0, +0x00,0xFF,0xBF,0xF0,0x01,0xF0,0x01,0xFF,0x9F,0xF0, +0x01,0xF0,0x01,0xFF,0x1F,0xF8,0x01,0xF0,0x03,0xFF, +0x1F,0xFC,0x01,0xF0,0x03,0xFF,0x0F,0xFC,0x01,0xF0, +0x07,0xFE,0x0F,0xFE,0x01,0xF0,0x0F,0xFE,0x0F,0xFF, +0x01,0xF0,0x1F,0xFC,0x07,0xFF,0xC1,0xF0,0x7F,0xFC, +0x03,0xFF,0xF1,0xF1,0xFF,0xF8,0x03,0xFF,0xFF,0xFF, +0xFF,0xF0,0x01,0xFF,0xFF,0xFF,0xFF,0xE0,0x00,0xFF, +0xFF,0xFF,0xFF,0xC0,0x00,0x7F,0xFF,0xFF,0xFF,0x80, +0x00,0x3F,0xFF,0xFF,0xFF,0x00,0x00,0x1F,0xFF,0xFF, +0xFC,0x00,0x00,0x07,0xFF,0xFF,0xF0,0x00,0x00,0x00, +0xFF,0xFF,0x00,0x00,0x00,0x00,0x0F,0xF0,0x00,0x00, +0x68,0x00,0x00,0x3E,0x00,0x00,0x08,0x00,0x00,0x07, +0xC0,0x00,0x00,0x13,0x65,0x1B,0xFD,0x90,0x00,0xFF, +0x00,0x00,0x00,0x00,0x1F,0xE0,0x00,0x00,0x1F,0xFF, +0x00,0x00,0x00,0x00,0x7F,0x80,0x00,0x00,0xFF,0xFF, +0x00,0x00,0x00,0x03,0xFC,0x00,0x00,0x0F,0xFF,0xFE, +0x00,0x00,0x00,0x0F,0xE0,0x00,0x00,0x3F,0xFF,0xFC, +0x00,0x00,0x00,0x7F,0x80,0x00,0x01,0xFF,0xFF,0xF8, +0x00,0x00,0x01,0xFC,0x00,0x00,0x0F,0xF8,0x1F,0xF0, +0x00,0x00,0x0F,0xF0,0x00,0x00,0x3F,0xC0,0x3F,0xC0, +0x00,0x00,0x3F,0x80,0x00,0x01,0xFE,0x00,0x7F,0x80, +0x00,0x01,0xFE,0x00,0x00,0x07,0xF0,0x00,0xFE,0x00, +0x00,0x0F,0xF0,0x00,0x00,0x3F,0x80,0x01,0xFC,0x00, +0x00,0x3F,0xC0,0x00,0x02,0x1F,0xC0,0x00,0xFE,0x00, +0x00,0x3F,0xC0,0x00,0x00,0x7F,0x00,0x01,0xF8,0x00, +0x01,0xFE,0x00,0x00,0x03,0xF8,0x00,0x07,0xF0,0x00, +0x07,0xF8,0x00,0x00,0x11,0xFC,0x00,0x03,0xF8,0x00, +0x07,0xF8,0x00,0x00,0x07,0xF0,0x00,0x0F,0xE0,0x00, +0x3F,0xC0,0x00,0x00,0x1F,0xC0,0x00,0x3F,0x80,0x00, +0xFE,0x00,0x00,0x00,0x7F,0x00,0x00,0xFE,0x00,0x07, +0xF8,0x00,0x00,0x01,0xFC,0x00,0x03,0xF8,0x00,0x1F, +0xC0,0x00,0x00,0x07,0xF0,0x00,0x0F,0xE0,0x00,0xFF, +0x00,0x00,0x00,0x1F,0xC0,0x00,0x3F,0x80,0x03,0xF8, +0x00,0x00,0x00,0x7F,0x00,0x00,0xFE,0x00,0x1F,0xE0, +0x00,0x00,0x01,0xFC,0x00,0x03,0xF8,0x00,0xFF,0x00, +0x00,0x00,0x03,0xF0,0x00,0x1F,0xC0,0x03,0xFC,0x00, +0x00,0x00,0x21,0xFC,0x00,0x0F,0xE0,0x03,0xFC,0x00, +0x00,0x00,0x07,0xF0,0x00,0x3F,0x80,0x1F,0xE0,0x00, +0x00,0x00,0x0F,0xE0,0x01,0xFC,0x00,0x7F,0x80,0x00, +0x00,0x00,0x3F,0xC0,0x0F,0xF0,0x03,0xFC,0x00,0x00, +0x00,0x00,0x7F,0x80,0x7F,0x80,0x0F,0xF0,0x00,0x00, +0x00,0x01,0xFF,0x03,0xFE,0x00,0x7F,0x80,0x00,0x00, +0x00,0x03,0xFF,0xFF,0xF0,0x01,0xFC,0x00,0x00,0x00, +0x00,0x07,0xFF,0xFF,0x80,0x0F,0xF0,0x00,0x00,0x00, +0x00,0x0F,0xFF,0xFC,0x00,0x3F,0x80,0x00,0xFF,0x00, +0x00,0x1F,0xFF,0xE0,0x01,0xFE,0x00,0x1F,0xFF,0x00, +0x00,0x3F,0xFE,0x00,0x07,0xF0,0x00,0xFF,0xFF,0x00, +0x00,0x1F,0xE0,0x00,0x3F,0xC0,0x0F,0xFF,0xFE,0x00, +0x00,0x00,0x00,0x01,0xFE,0x00,0x3F,0xFF,0xFC,0x00, +0x00,0x00,0x00,0x07,0xF8,0x01,0xFF,0xFF,0xF8,0x00, +0x00,0x00,0x00,0x3F,0xC0,0x0F,0xF8,0x1F,0xF0,0x00, +0x00,0x00,0x00,0xFF,0x00,0x3F,0xC0,0x3F,0xC0,0x00, +0x00,0x00,0x07,0xF8,0x01,0xFE,0x00,0x7F,0x80,0x00, +0x00,0x00,0x1F,0xE0,0x07,0xF0,0x00,0xFE,0x40,0x00, +0x00,0x00,0x1F,0xE0,0x07,0xF0,0x00,0x3F,0x80,0x00, +0x00,0x00,0xFF,0x00,0x1F,0xC0,0x00,0xFE,0x00,0x00, +0x00,0x03,0xF8,0x00,0xFF,0x00,0x01,0xF8,0x00,0x00, +0x00,0x1F,0xE0,0x03,0xF8,0x00,0x07,0xF0,0x00,0x00, +0x00,0x7F,0x00,0x0F,0xE0,0x00,0x1F,0xC0,0x00,0x00, +0x03,0xFC,0x00,0x3F,0x80,0x00,0x7F,0x80,0x00,0x00, +0x03,0xFC,0x00,0x1F,0xC0,0x00,0x3F,0xC0,0x00,0x00, +0x03,0xFC,0x00,0x0F,0xE0,0x00,0x1F,0xE0,0x00,0x00, +0x03,0xFC,0x00,0x07,0xF0,0x00,0x0F,0xF0,0x00,0x00, +0x03,0xFC,0x00,0x03,0xF8,0x00,0x07,0xF0,0x00,0x00, +0x1F,0xE0,0x00,0x07,0xE0,0x00,0x3F,0x80,0x00,0x00, +0x7F,0x80,0x00,0x1F,0xC0,0x00,0xFE,0x00,0x00,0x03, +0xFC,0x00,0x00,0x7F,0x00,0x03,0xF8,0x00,0x00,0x0F, +0xE0,0x00,0x01,0xFC,0x00,0x0F,0xE0,0x00,0x00,0x7F, +0x80,0x00,0x03,0xF8,0x00,0x7F,0x00,0x00,0x01,0xFC, +0x00,0x00,0x0F,0xF0,0x03,0xFC,0x00,0x00,0x0F,0xF0, +0x00,0x00,0x1F,0xE0,0x1F,0xE0,0x00,0x00,0x7F,0x80, +0x00,0x00,0x7F,0xC0,0xFF,0x80,0x00,0x01,0xFE,0x00, +0x00,0x00,0xFF,0xFF,0xFC,0x00,0x00,0x0F,0xF0,0x00, +0x00,0x01,0xFF,0xFF,0xE0,0x00,0x00,0x3F,0xC0,0x00, +0x00,0x03,0xFF,0xFF,0x00,0x00,0x01,0xFE,0x00,0x00, +0x00,0x07,0xFF,0xF8,0x00,0x00,0x07,0xF8,0x00,0x00, +0x00,0x0F,0xFF,0x80,0x00,0x00,0x3F,0xC0,0x00,0x00, +0x00,0x07,0xF8,0x00,0x0F,0x25,0x17,0xFC,0x30,0x00, +0x00,0x1F,0xF8,0x00,0x00,0x00,0x00,0x00,0x07,0xFF, +0xF8,0x00,0x00,0x00,0x00,0x00,0xFF,0xFF,0xF0,0x00, +0x00,0x00,0x00,0x0F,0xFF,0xFF,0xC0,0x00,0x00,0x00, +0x01,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x1F,0xFF, +0xFF,0xFC,0x00,0x00,0x00,0x00,0xFF,0xFF,0xFF,0xF0, +0x00,0x00,0x00,0x0F,0xFF,0xFF,0xFF,0xC0,0x00,0x00, +0x00,0xFF,0xF8,0x1F,0xFE,0x00,0x00,0x00,0x07,0xFE, +0x00,0x3F,0xF8,0x00,0x00,0x00,0x7F,0xE0,0x00,0xFF, +0xC0,0x00,0x00,0x03,0xFE,0x00,0x03,0xFE,0x00,0x00, +0x00,0x3F,0xF0,0x00,0x1F,0xF8,0x00,0x06,0x00,0x3F, +0xE0,0x00,0x0F,0xF8,0x00,0x00,0x01,0xFF,0x80,0x00, +0xFF,0x80,0x00,0x00,0x07,0xFC,0x00,0x07,0xFC,0x00, +0x00,0x00,0x3F,0xF0,0x00,0x7F,0xE0,0x00,0x00,0x01, +0xFF,0x80,0x07,0xFE,0x00,0x00,0x00,0x07,0xFE,0x00, +0x7F,0xE0,0x00,0x00,0x00,0x3F,0xF8,0x07,0xFF,0x00, +0x00,0x00,0x00,0xFF,0xE0,0xFF,0xF0,0x00,0x00,0x00, +0x07,0xFF,0x1F,0xFF,0x00,0x00,0x00,0x00,0x1F,0xFF, +0xFF,0xF0,0x00,0x00,0x00,0x00,0x7F,0xFF,0xFF,0x00, +0x00,0x00,0x00,0x03,0xFF,0xFF,0xE0,0x00,0x00,0x00, +0x00,0x0F,0xFF,0xFE,0x00,0x00,0x00,0x00,0x00,0x3F, +0xFF,0xC0,0x00,0x00,0x00,0x00,0x03,0xFF,0xF8,0x00, +0x00,0x00,0x00,0x00,0x7F,0xFF,0x80,0x00,0x00,0x00, +0x00,0x07,0xFF,0xFE,0x00,0x00,0x00,0x00,0x00,0xFF, +0xFF,0xF0,0x00,0x00,0x00,0x00,0x0F,0xFF,0xFF,0xC0, +0x00,0x00,0x00,0x00,0xFF,0xFF,0xFF,0x00,0x00,0x00, +0x00,0x0F,0xFF,0x1F,0xFC,0x00,0x00,0x00,0x00,0xFF, +0xF0,0xFF,0xF0,0x00,0x00,0x00,0x0F,0xFF,0x03,0xFF, +0xC0,0x03,0xC0,0x00,0xFF,0xE0,0x0F,0xFE,0x00,0x3F, +0xF0,0x0F,0xFE,0x00,0x3F,0xF8,0x01,0xFF,0x80,0x7F, +0xE0,0x00,0xFF,0xE0,0x1F,0xF8,0x07,0xFE,0x00,0x07, +0xFF,0x80,0xFF,0xC0,0x3F,0xE0,0x00,0x1F,0xFE,0x0F, +0xFE,0x03,0xFF,0x00,0x00,0x7F,0xF0,0x7F,0xE0,0x1F, +0xF0,0x00,0x01,0xFF,0xC7,0xFF,0x00,0xFF,0x80,0x00, +0x07,0xFF,0x7F,0xF8,0x0F,0xF8,0x00,0x00,0x3F,0xFF, +0xFF,0x80,0x7F,0xC0,0x00,0x00,0xFF,0xFF,0xFC,0x03, +0xFE,0x00,0x00,0x03,0xFF,0xFF,0xC0,0x1F,0xF0,0x00, +0x00,0x0F,0xFF,0xFE,0x00,0xFF,0x80,0x00,0x00,0x3F, +0xFF,0xE0,0x07,0xFC,0x00,0x00,0x01,0xFF,0xFE,0x00, +0x3F,0xE0,0x00,0x00,0x07,0xFF,0xF0,0x01,0xFF,0x80, +0x00,0x00,0x1F,0xFF,0x00,0x0F,0xFC,0x00,0x00,0x00, +0x7F,0xFC,0x00,0x3F,0xF0,0x00,0x00,0x07,0xFF,0xE0, +0x01,0xFF,0x80,0x00,0x00,0x7F,0xFF,0x80,0x0F,0xFE, +0x00,0x00,0x03,0xFF,0xFE,0x00,0x3F,0xF8,0x00,0x00, +0x7F,0xFF,0xF8,0x01,0xFF,0xC0,0x00,0x07,0xFF,0xFF, +0xE0,0x07,0xFF,0x00,0x00,0x7F,0xFF,0xFF,0x80,0x1F, +0xFE,0x00,0x0F,0xFF,0xDF,0xFE,0x00,0xFF,0xFC,0x03, +0xFF,0xFC,0x7F,0xFC,0x03,0xFF,0xFF,0xFF,0xFF,0xC1, +0xFF,0xF0,0x0F,0xFF,0xFF,0xFF,0xFC,0x07,0xFF,0xC0, +0x3F,0xFF,0xFF,0xFF,0x80,0x3F,0xFC,0x00,0xFF,0xFF, +0xFF,0xF8,0x00,0x7F,0xC0,0x01,0xFF,0xFF,0xFF,0x80, +0x01,0xFC,0x00,0x07,0xFF,0xFF,0xF0,0x00,0x07,0xC0, +0x00,0x07,0xFF,0xFC,0x00,0x00,0x1C,0x00,0x00,0x07, +0xFF,0x00,0x00,0x00,0x40,0x02,0x4D,0x15,0x71,0x3D, +0xFF,0xEF,0xFE,0x3F,0xF8,0xFE,0x3F,0x24,0xF8,0x06, +0x2E,0x1B,0x62,0x10,0x00,0x01,0xF8,0x00,0x01,0xF8, +0x00,0x01,0xF8,0x00,0x01,0xFC,0x00,0x00,0xFC,0x00, +0x00,0xFE,0x20,0x00,0x1F,0xC0,0x00,0x1F,0xC1,0x00, +0x03,0xF8,0x00,0x03,0xF8,0x00,0x03,0xFC,0x00,0x01, +0xFC,0x00,0x01,0xFE,0x00,0x00,0xFE,0x00,0x80,0x1F, +0xE0,0x08,0x03,0xFC,0x00,0x90,0x7F,0x80,0x08,0x0F, +0xF0,0x00,0x81,0xFF,0x00,0x00,0xFF,0x00,0x04,0x9F, +0xF0,0x00,0x0F,0xF0,0x00,0x2D,0xFF,0x00,0x00,0xFF, +0x00,0x01,0xBF,0xF0,0x00,0x1B,0xFF,0x00,0x01,0x1F, +0xF0,0x00,0x07,0xF8,0x00,0x0B,0x7F,0xC0,0x00,0x1F, +0xE0,0x00,0x49,0xFF,0x00,0x00,0x7F,0x80,0x02,0x07, +0xFC,0x00,0x01,0xFE,0x00,0x00,0xFF,0x80,0x08,0x07, +0xF8,0x00,0x03,0xFE,0x00,0x40,0x1F,0xE0,0x04,0x00, +0xFF,0x00,0x40,0x07,0xF8,0x00,0x01,0xFC,0x00,0x00, +0xFF,0x00,0x00,0x3F,0x80,0x80,0x01,0xFC,0x08,0x00, +0x0F,0xE0,0x00,0x03,0xF8,0x40,0x00,0x1F,0xC0,0x00, +0x07,0xF0,0x00,0x01,0xF8,0x00,0x00,0x7E,0x00,0x00, +0x1F,0x80,0x06,0x2E,0x0F,0x62,0x17,0xE0,0x00,0x01, +0xF8,0x00,0x00,0xFE,0x00,0x00,0x3F,0x80,0x00,0x0F, +0xC0,0x00,0x07,0xF0,0x00,0x20,0x3F,0x80,0x00,0x0F, +0xE0,0x01,0x00,0x7F,0x00,0x00,0x1F,0xC0,0x00,0x0F, +0xF0,0x00,0x03,0xF8,0x00,0x01,0xFE,0x00,0x00,0x7F, +0x00,0x80,0x07,0xF8,0x08,0x00,0x3F,0xC0,0x90,0x01, +0xFE,0x08,0x00,0x0F,0xF0,0x80,0x00,0xFF,0x80,0x00, +0x3F,0xC4,0x80,0x03,0xFE,0x00,0x00,0xFF,0x30,0x00, +0x0F,0xFB,0x40,0x00,0x7F,0xF4,0x00,0x07,0xFE,0x00, +0x00,0x7F,0xF0,0x00,0x0F,0xFA,0x40,0x01,0xFF,0x20, +0x00,0x1F,0xE0,0x00,0x1F,0xF1,0x00,0x01,0xFE,0x00, +0x01,0xFF,0x08,0x00,0x1F,0xE0,0x00,0x1F,0xF0,0x40, +0x01,0xFE,0x04,0x00,0x3F,0xC0,0x40,0x07,0xF8,0x04, +0x00,0xFF,0x00,0x00,0x7F,0x00,0x20,0x0F,0xE0,0x00, +0x0F,0xE0,0x00,0x0F,0xF0,0x00,0x07,0xF0,0x00,0x07, +0xF0,0x00,0x03,0xF0,0x00,0x03,0xF8,0x00,0x01,0xF8, +0x00,0x01,0xF8,0x00,0x01,0xF8,0x00,0x00,0x08,0x4F, +0x0D,0x52,0x7D,0x00,0x07,0xF0,0x00,0x08,0x01,0xF8, +0x00,0x83,0xC0,0x3E,0x01,0xE0,0xFE,0x0F,0x83,0xF8, +0x7F,0xE3,0xE3,0xFF,0x1F,0xFE,0xFB,0xFF,0xC7,0xFF, +0xFF,0xFF,0xF3,0xFF,0xFF,0xFF,0xFE,0x3F,0xFF,0xFF, +0xFE,0x00,0xFF,0xFF,0xFC,0x00,0x01,0xFF,0xC0,0x00, +0x00,0x3F,0xE0,0x00,0x00,0x1F,0xFC,0x00,0x00,0x0F, +0xFF,0x80,0x00,0x07,0xF7,0xF0,0x00,0x03,0xF9,0xFE, +0x00,0x01,0xFE,0x3F,0xC0,0x00,0xFF,0x07,0xF8,0x00, +0x7F,0xC1,0xFF,0x00,0x3F,0xE0,0x3F,0xE0,0x07,0xF0, +0x07,0xF0,0x00,0xFC,0x01,0xF8,0x00,0x0E,0x00,0x38, +0x00,0x01,0x00,0x04,0x00,0x0C,0x18,0x14,0x5B,0xAD, +0x00,0x00,0x0F,0xF0,0x00,0x00,0xD0,0x00,0x00,0xFF, +0x00,0x00,0x0C,0x00,0x00,0x0F,0xF0,0x00,0x00,0xDF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFE,0x80,0x00,0x07,0xF8,0x00,0x00,0x68,0x00, +0x00,0x7F,0x80,0x00,0x06,0x00,0x00,0x07,0xF8,0x00, +0x00,0x00,0x02,0x4C,0x27,0x89,0xCD,0xFF,0xC7,0xFF, +0x03,0xE0,0xF4,0x0F,0x87,0xC3,0xF1,0xF8,0x3C,0x0E, +0x01,0x00,0x06,0xC4,0x0C,0xAA,0x1D,0xFF,0xFF,0xFF, +0xEF,0xFF,0xFF,0xFE,0x02,0x44,0xA4,0x01,0xCD,0xFF, +0xC7,0xFC,0x07,0x64,0x00,0x01,0xC8,0x00,0x00,0x07, +0xF8,0x00,0x00,0x3F,0xF0,0x00,0x00,0x1F,0xE0,0x00, +0x00,0xFF,0xA4,0x00,0x00,0x7F,0x80,0x00,0x03,0xFE, +0x40,0x00,0x01,0xFE,0x00,0x00,0x0F,0xF8,0x80,0x00, +0x07,0xF8,0x00,0x00,0x3F,0xE1,0x20,0x00,0x1F,0xE0, +0x00,0x00,0xFF,0x82,0x00,0x00,0x7F,0x80,0x00,0x03, +0xFE,0x04,0x80,0x01,0xFE,0x00,0x00,0x0F,0xF8,0x08, +0x00,0x07,0xF8,0x00,0x00,0x3F,0xE0,0x12,0x00,0x1F, +0xE0,0x00,0x00,0xFF,0x80,0x20,0x00,0x7F,0x80,0x00, +0x03,0xFE,0x00,0x40,0x01,0xFE,0x00,0x00,0x0F,0xF8, +0x00,0x90,0x07,0xF8,0x00,0x00,0x3F,0xE0,0x01,0x00, +0x1F,0xE0,0x00,0x00,0xFF,0x80,0x02,0x40,0x7F,0x80, +0x00,0x03,0xFE,0x00,0x04,0x01,0xFE,0x00,0x00,0x0F, +0xF8,0x00,0x09,0x07,0xF8,0x00,0x00,0x3F,0xE0,0x00, +0x10,0x1F,0xE0,0x00,0x00,0xFF,0x80,0x00,0x20,0x7F, +0x80,0x00,0x03,0xFE,0x00,0x00,0x49,0xFE,0x00,0x00, +0x0F,0xF8,0x00,0x00,0x87,0xF8,0x00,0x00,0x3F,0xE0, +0x00,0x00,0xFF,0x00,0x00,0x00,0x0B,0xA4,0x97,0xFB, +0x80,0x00,0x01,0xFF,0x80,0x00,0x00,0x00,0x1F,0xFF, +0xE0,0x00,0x00,0x01,0xFF,0xFF,0xF8,0x00,0x00,0x07, +0xFF,0xFF,0xF8,0x00,0x00,0x1F,0xFF,0xFF,0xF8,0x01, +0x00,0x1F,0xFF,0xFF,0xFF,0x80,0x00,0x7F,0xFF,0xFF, +0xFF,0x80,0x01,0xFF,0xF0,0x1F,0xFF,0x80,0x07,0xFF, +0x80,0x07,0xFF,0x80,0x0F,0xFE,0x00,0x07,0xFF,0x00, +0x3F,0xF0,0x00,0x07,0xFF,0x00,0x7F,0xE0,0x00,0x07, +0xFE,0x01,0xFF,0x80,0x00,0x07,0xFC,0x20,0x7F,0xC0, +0x00,0x00,0xFF,0x8A,0x3F,0xE0,0x00,0x00,0x1F,0xF3, +0x1F,0xF0,0x00,0x00,0x03,0xFE,0xDF,0xF8,0x00,0x00, +0x00,0x7F,0xF7,0xFE,0x00,0x00,0x00,0x1F,0xFD,0xFF, +0x80,0x00,0x00,0x07,0xFC,0xFF,0x00,0x00,0x00,0x1F, +0xF5,0xBF,0xE0,0x00,0x00,0x07,0xFC,0x3F,0xC0,0x00, +0x00,0x1F,0xF2,0x4F,0xF8,0x00,0x00,0x07,0xFC,0x81, +0xFF,0x00,0x00,0x03,0xFE,0x03,0xFF,0x00,0x00,0x0F, +0xFC,0x03,0xFF,0x00,0x00,0x3F,0xF0,0x07,0xFF,0x00, +0x00,0xFF,0xE0,0x07,0xFF,0x00,0x03,0xFF,0x80,0x0F, +0xFF,0x00,0x0F,0xFF,0x00,0x0F,0xFF,0xC0,0xFF,0xFC, +0x00,0x0F,0xFF,0xFF,0xFF,0xF0,0x00,0x1F,0xFF,0xFF, +0xFF,0xC0,0x00,0x1F,0xFF,0xFF,0xFF,0x80,0x00,0x1F, +0xFF,0xFF,0xFE,0x00,0x00,0x0F,0xFF,0xFF,0xF0,0x00, +0x00,0x0F,0xFF,0xFF,0xC0,0x00,0x00,0x07,0xFF,0xFE, +0x00,0x00,0x00,0x00,0xFF,0xC0,0x00,0x00,0x06,0xE4, +0x2C,0x03,0x80,0x00,0x00,0x3F,0x80,0x00,0x00,0xFE, +0x00,0x00,0x1F,0xE0,0x00,0x03,0xFE,0x00,0x00,0x7F, +0xE0,0x00,0x0F,0xFE,0x00,0x01,0xFF,0xE0,0x00,0x3F, +0xFE,0x00,0x07,0xFF,0xE0,0x00,0xFF,0xFE,0x00,0x1F, +0xFF,0xE0,0x03,0xFF,0xFE,0x00,0xFF,0xFF,0xE0,0x1F, +0xFF,0xFE,0x07,0xFF,0xFF,0xE1,0xFF,0xFB,0xFE,0x7F, +0xFF,0x3F,0xEF,0xFF,0xE3,0xFE,0xFF,0xF8,0x3F,0xEF, +0xFF,0x03,0xFE,0xFF,0xC0,0x3F,0xEF,0xF8,0x03,0xFE, +0xFE,0x00,0x3F,0xEF,0x80,0x03,0xFE,0xE0,0x00,0x3F, +0xFA,0x00,0x00,0x7F,0xF4,0x00,0x00,0xFF,0xE8,0x00, +0x01,0xFF,0xD0,0x00,0x03,0xFF,0xA0,0x00,0x07,0xFF, +0x40,0x00,0x0F,0xFD,0x00,0x00,0x1F,0xF0,0x0B,0xE4, +0x0C,0x03,0x80,0x00,0x01,0xFF,0xC0,0x00,0x00,0x00, +0x1F,0xFF,0xFC,0x00,0x00,0x00,0x7F,0xFF,0xFF,0x00, +0x00,0x01,0xFF,0xFF,0xFF,0xC0,0x00,0x03,0xFF,0xFF, +0xFF,0xF0,0x00,0x0F,0xFF,0xFF,0xFF,0xF8,0x00,0x1F, +0xFF,0xFF,0xFF,0xFC,0x00,0x1F,0xFF,0xFF,0xFF,0xFE, +0x00,0x3F,0xFF,0x00,0x7F,0xFE,0x00,0x7F,0xFC,0x00, +0x0F,0xFF,0x00,0x7F,0xF0,0x00,0x07,0xFF,0x80,0xFF, +0xE0,0x00,0x03,0xFF,0x80,0xFF,0xC0,0x00,0x01,0xFF, +0xC1,0xFF,0x80,0x00,0x00,0xFF,0xC1,0xFF,0x00,0x00, +0x00,0x7F,0xC1,0xFF,0x00,0x00,0x00,0x7F,0xE3,0xFF, +0x00,0x00,0x00,0x3F,0xE9,0x7F,0xC0,0x00,0x00,0x07, +0xFC,0x07,0xC0,0x00,0x00,0x07,0xFD,0x00,0x00,0x00, +0x00,0x00,0xFF,0xA0,0x00,0x00,0x00,0x00,0x3F,0xF0, +0x00,0x00,0x00,0x00,0x3F,0xE4,0x00,0x00,0x00,0x00, +0x0F,0xFC,0x80,0x00,0x00,0x00,0x03,0xFF,0x00,0x00, +0x00,0x00,0x07,0xFE,0x00,0x00,0x00,0x00,0x0F,0xFE, +0x00,0x00,0x00,0x00,0x1F,0xFC,0x00,0x00,0x00,0x00, +0x3F,0xFC,0x00,0x00,0x00,0x00,0x7F,0xF8,0x00,0x00, +0x00,0x00,0x7F,0xF0,0x00,0x00,0x00,0x00,0xFF,0xF0, +0x00,0x00,0x00,0x03,0xFF,0xE0,0x00,0x00,0x00,0x07, +0xFF,0xC0,0x00,0x00,0x00,0x0F,0xFF,0x80,0x00,0x00, +0x00,0x1F,0xFF,0x00,0x00,0x00,0x00,0x3F,0xFE,0x00, +0x00,0x00,0x00,0x7F,0xFC,0x00,0x00,0x00,0x00,0xFF, +0xF8,0x00,0x00,0x00,0x01,0xFF,0xF0,0x00,0x00,0x00, +0x03,0xFF,0xE0,0x00,0x00,0x00,0x0F,0xFF,0xC0,0x00, +0x00,0x00,0x1F,0xFF,0x80,0x00,0x00,0x00,0x3F,0xFE, +0x00,0x00,0x00,0x00,0x7F,0xFC,0x00,0x00,0x00,0x00, +0xFF,0xF8,0x00,0x00,0x00,0x01,0xFF,0xF0,0x00,0x00, +0x00,0x03,0xFF,0xE0,0x00,0x00,0x00,0x07,0xFF,0x80, +0x00,0x00,0x00,0x0F,0xFF,0x00,0x00,0x00,0x00,0x1F, +0xFE,0x00,0x00,0x00,0x00,0x3F,0xFC,0x00,0x00,0x00, +0x00,0x7F,0xF8,0x00,0x00,0x00,0x00,0x7F,0xF0,0x00, +0x00,0x00,0x00,0xFF,0xE0,0x00,0x00,0x00,0x01,0xFF, +0xC0,0x00,0x00,0x00,0x01,0xFF,0x80,0x00,0x00,0x00, +0x03,0xFF,0x00,0x00,0x00,0x00,0x03,0xFF,0xFF,0xFF, +0xFF,0xFF,0xF2,0xFF,0xFF,0xFF,0xFF,0xFF,0xFE,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0x80,0x0B,0xA4,0x97,0xFB, +0x80,0x00,0x03,0xFE,0x00,0x00,0x00,0x00,0x3F,0xFF, +0xC0,0x00,0x00,0x01,0xFF,0xFF,0xE0,0x00,0x00,0x0F, +0xFF,0xFF,0xF0,0x00,0x00,0x3F,0xFF,0xFF,0xF0,0x00, +0x01,0xFF,0xFF,0xFF,0xF0,0x00,0x03,0xFF,0xFF,0xFF, +0xF0,0x00,0x0F,0xFF,0xFF,0xFF,0xF0,0x00,0x3F,0xFE, +0x01,0xFF,0xF0,0x00,0xFF,0xF0,0x00,0xFF,0xF0,0x01, +0xFF,0xC0,0x00,0xFF,0xE0,0x07,0xFF,0x00,0x00,0xFF, +0xE0,0x0F,0xFC,0x00,0x00,0xFF,0xC0,0x3F,0xF0,0x00, +0x00,0xFF,0x80,0x7F,0xE0,0x00,0x01,0xFF,0x80,0xFF, +0x80,0x00,0x01,0xFF,0x08,0x7F,0xE0,0x00,0x00,0x7F, +0xC0,0xFF,0x80,0x00,0x00,0xFF,0x80,0x1F,0x00,0x00, +0x01,0xFF,0x08,0x00,0x00,0x00,0x00,0x7F,0xC0,0x00, +0x00,0x00,0x01,0xFF,0x84,0x00,0x00,0x00,0x00,0x7F, +0xC0,0x00,0x00,0x00,0x01,0xFF,0x00,0x00,0x00,0x00, +0x07,0xFE,0x00,0x00,0x00,0x00,0x1F,0xF8,0x00,0x00, +0x00,0x00,0xFF,0xE0,0x00,0x00,0x00,0x0F,0xFF,0x80, +0x00,0x00,0x07,0xFF,0xFE,0x00,0x00,0x00,0x0F,0xFF, +0xF8,0x00,0x00,0x00,0x1F,0xFF,0xC0,0x00,0x00,0x00, +0x3F,0xFF,0xC0,0x00,0x00,0x00,0x7F,0xFF,0xF0,0x00, +0x00,0x00,0xFF,0xFF,0xF0,0x00,0x00,0x03,0xFF,0xFF, +0xF8,0x00,0x00,0x07,0x01,0xFF,0xF8,0x00,0x00,0x00, +0x00,0x7F,0xF8,0x00,0x00,0x00,0x00,0x7F,0xF8,0x00, +0x00,0x00,0x00,0x3F,0xF0,0x00,0x00,0x00,0x00,0x3F, +0xF0,0x00,0x00,0x00,0x00,0x3F,0xE0,0x00,0x00,0x00, +0x00,0x7F,0xE8,0x00,0x00,0x00,0x00,0x0F,0xF8,0x00, +0x00,0x00,0x00,0x1F,0xFD,0x80,0x00,0x00,0x00,0x03, +0xFE,0x0F,0x80,0x00,0x00,0x07,0xFD,0xFF,0x00,0x00, +0x00,0x0F,0xFB,0xFF,0x00,0x00,0x00,0x1F,0xF7,0xFE, +0x00,0x00,0x00,0x7F,0xE7,0xFC,0x00,0x00,0x00,0xFF, +0xA1,0xFF,0x80,0x00,0x00,0x7F,0xE3,0xFF,0x80,0x00, +0x01,0xFF,0x83,0xFF,0x00,0x00,0x07,0xFF,0x07,0xFF, +0x00,0x00,0x1F,0xFC,0x07,0xFF,0x00,0x00,0x7F,0xF8, +0x07,0xFF,0x80,0x01,0xFF,0xE0,0x0F,0xFF,0xC0,0x1F, +0xFF,0x80,0x0F,0xFF,0xFF,0xFF,0xFE,0x00,0x0F,0xFF, +0xFF,0xFF,0xF8,0x00,0x0F,0xFF,0xFF,0xFF,0xE0,0x00, +0x0F,0xFF,0xFF,0xFF,0x80,0x00,0x07,0xFF,0xFF,0xFC, +0x00,0x00,0x07,0xFF,0xFF,0xF0,0x00,0x00,0x01,0xFF, +0xFF,0x00,0x00,0x00,0x00,0x7F,0xF0,0x00,0x00,0x0C, +0xA3,0x84,0x03,0x80,0x00,0x00,0x00,0x01,0xFC,0x00, +0x00,0x00,0x00,0x00,0x7F,0x80,0x00,0x00,0x00,0x00, +0x1F,0xF0,0x04,0x00,0x00,0x00,0x00,0xFF,0xC0,0x00, +0x00,0x00,0x00,0x3F,0xF8,0x00,0x00,0x00,0x00,0x0F, +0xFF,0x00,0x40,0x00,0x00,0x00,0x7F,0xFC,0x00,0x00, +0x00,0x00,0x1F,0xFF,0x80,0x00,0x00,0x00,0x07,0xFF, +0xF0,0x04,0x00,0x00,0x00,0x3F,0xFF,0xC0,0x00,0x00, +0x00,0x0F,0xFF,0xF8,0x00,0x00,0x00,0x03,0xFF,0xFF, +0x00,0x40,0x00,0x00,0x1F,0xFF,0xFC,0x00,0x00,0x00, +0x07,0xFF,0xFF,0x80,0x00,0x00,0x01,0xFF,0xDF,0xF0, +0x00,0x00,0x00,0x7F,0xF3,0xFE,0x00,0x00,0x00,0x1F, +0xFE,0x7F,0xC0,0x00,0x00,0x03,0xFF,0x8F,0xF8,0x00, +0x00,0x00,0xFF,0xE1,0xFF,0x00,0x00,0x00,0x3F,0xF8, +0x3F,0xE0,0x00,0x00,0x0F,0xFF,0x07,0xFC,0x00,0x00, +0x01,0xFF,0xC0,0xFF,0x80,0x00,0x00,0x7F,0xF0,0x1F, +0xF0,0x00,0x00,0x1F,0xFC,0x03,0xFE,0x00,0x80,0x00, +0xFF,0xE0,0x0F,0xF8,0x00,0x00,0x3F,0xF8,0x01,0xFF, +0x00,0x00,0x0F,0xFE,0x00,0x3F,0xE0,0x08,0x00,0x7F, +0xF0,0x00,0xFF,0x80,0x00,0x1F,0xFC,0x00,0x1F,0xF0, +0x00,0x07,0xFF,0x00,0x03,0xFE,0x00,0x80,0x3F,0xF8, +0x00,0x0F,0xF8,0x00,0x0F,0xFE,0x00,0x01,0xFF,0x00, +0x03,0xFF,0x80,0x00,0x3F,0xE0,0x08,0x1F,0xFC,0x00, +0x00,0xFF,0x80,0x07,0xFF,0x00,0x00,0x1F,0xF0,0x01, +0xFF,0xC0,0x00,0x03,0xFE,0x00,0x7F,0xF0,0x00,0x00, +0x7F,0xC0,0x1B,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xC7, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xA0,0x00,0x00,0x00, +0x1F,0xF0,0x06,0x80,0x00,0x00,0x00,0x7F,0xC0,0x12, +0x00,0x00,0x00,0x01,0xFF,0x00,0x00,0x0B,0xA4,0x17, +0xFB,0x89,0x00,0xFF,0xFF,0xFF,0xFF,0xC2,0xC0,0x7F, +0xFF,0xFF,0xFF,0xF0,0x01,0xFF,0xFF,0xFF,0xFF,0xE1, +0x40,0x7F,0xC0,0x00,0x00,0x00,0x01,0xFF,0x80,0x00, +0x00,0x00,0xA0,0x7F,0xC0,0x00,0x00,0x00,0x01,0xFF, +0x80,0x00,0x00,0x00,0x50,0x7F,0xC0,0x00,0x00,0x00, +0x00,0xFF,0x80,0x7F,0x80,0x00,0x03,0xFF,0x0F,0xFF, +0xF0,0x00,0x07,0xFC,0x7F,0xFF,0xF8,0x00,0x0F,0xF9, +0xFF,0xFF,0xF8,0x00,0x1F,0xFF,0xFF,0xFF,0xFC,0x00, +0x3F,0xFF,0xFF,0xFF,0xFC,0x00,0xFF,0xFF,0xFF,0xFF, +0xFC,0x01,0xFF,0xFF,0xFF,0xFF,0xFC,0x03,0xFF,0xFC, +0x01,0xFF,0xF8,0x07,0xFF,0xE0,0x00,0x7F,0xF8,0x0F, +0xFF,0x00,0x00,0x7F,0xF8,0x3F,0xFC,0x00,0x00,0x3F, +0xF0,0x7F,0xF0,0x00,0x00,0x3F,0xF0,0xFF,0xC0,0x00, +0x00,0x7F,0xE0,0x1F,0x00,0x00,0x00,0x7F,0xE0,0x00, +0x00,0x00,0x00,0xFF,0xD0,0x00,0x00,0x00,0x00,0x1F, +0xF0,0x00,0x00,0x00,0x00,0x3F,0xFD,0x00,0x00,0x00, +0x00,0x07,0xFE,0x00,0x00,0x00,0x00,0x01,0xFF,0x07, +0xC0,0x00,0x00,0x03,0xFF,0x1F,0xF0,0x00,0x00,0x01, +0xFF,0x3F,0xF0,0x00,0x00,0x03,0xFE,0x3F,0xE0,0x00, +0x00,0x0F,0xFC,0x7F,0xC0,0x00,0x00,0x1F,0xF0,0xFF, +0xC0,0x00,0x00,0x7F,0xE1,0xFF,0xC0,0x00,0x00,0xFF, +0x81,0xFF,0x80,0x00,0x03,0xFF,0x03,0xFF,0x80,0x00, +0x0F,0xFC,0x03,0xFF,0x80,0x00,0x3F,0xF8,0x07,0xFF, +0xC0,0x01,0xFF,0xE0,0x07,0xFF,0xE0,0x1F,0xFF,0x80, +0x07,0xFF,0xFF,0xFF,0xFE,0x00,0x07,0xFF,0xFF,0xFF, +0xFC,0x00,0x07,0xFF,0xFF,0xFF,0xF0,0x00,0x07,0xFF, +0xFF,0xFF,0x80,0x00,0x07,0xFF,0xFF,0xFE,0x00,0x00, +0x03,0xFF,0xFF,0xF0,0x00,0x00,0x01,0xFF,0xFF,0x80, +0x00,0x00,0x00,0x3F,0xF0,0x00,0x00,0x0C,0x24,0x8F, +0xFB,0x80,0x00,0x00,0x3F,0xF0,0x00,0x00,0x00,0x01, +0xFF,0xFF,0x80,0x00,0x00,0x03,0xFF,0xFF,0xF0,0x00, +0x00,0x07,0xFF,0xFF,0xFC,0x00,0x00,0x07,0xFF,0xFF, +0xFF,0x80,0x00,0x0F,0xFF,0xFF,0xFF,0xE0,0x00,0x0F, +0xFF,0xFF,0xFF,0xF8,0x00,0x0F,0xFF,0xFF,0xFF,0xFE, +0x00,0x07,0xFF,0xE0,0x3F,0xFF,0x00,0x07,0xFF,0x80, +0x03,0xFF,0xC0,0x07,0xFF,0x00,0x00,0xFF,0xE0,0x07, +0xFF,0x00,0x00,0x3F,0xF8,0x03,0xFF,0x00,0x00,0x0F, +0xFC,0x40,0x7F,0xE0,0x00,0x00,0x7F,0xE0,0x3F,0xE0, +0x00,0x00,0x1F,0xF0,0x3F,0xF0,0x00,0x00,0x0F,0xFC, +0x1F,0xF0,0x00,0x00,0x07,0xFE,0x1F,0xF8,0x00,0x00, +0x01,0xFF,0x0F,0xF8,0x00,0x00,0x00,0xF8,0x07,0xFC, +0x00,0x00,0x00,0x00,0x03,0xFC,0x00,0x00,0x00,0x00, +0x09,0x7F,0xC0,0x00,0x00,0x00,0x00,0x3F,0xE0,0x01, +0xFF,0x00,0x00,0x1F,0xE0,0x07,0xFF,0xF0,0x00,0x0F, +0xF0,0x0F,0xFF,0xFF,0x00,0x0F,0xF8,0x1F,0xFF,0xFF, +0xC0,0x07,0xFC,0x1F,0xFF,0xFF,0xF8,0x03,0xFE,0x3F, +0xFF,0xFF,0xFE,0x01,0xFF,0x3F,0xFF,0xFF,0xFF,0x80, +0xFF,0xBF,0xFF,0xFF,0xFF,0xE0,0x7F,0xDF,0xF8,0x07, +0xFF,0xF0,0x3F,0xFF,0xE0,0x00,0x7F,0xFC,0x1F,0xFF, +0xE0,0x00,0x0F,0xFF,0x0F,0xFF,0xC0,0x00,0x03,0xFF, +0x87,0xFF,0xC0,0x00,0x00,0xFF,0xE3,0xFF,0xC0,0x00, +0x00,0x3F,0xF2,0x3F,0xF8,0x00,0x00,0x01,0xFF,0xA3, +0xFF,0x00,0x00,0x00,0x0F,0xF9,0xFF,0x80,0x00,0x00, +0x07,0xFF,0x3F,0xF0,0x00,0x00,0x00,0x3F,0xF8,0xFF, +0x00,0x00,0x00,0x03,0xFE,0x3F,0xC0,0x00,0x00,0x03, +0xFF,0x83,0xFC,0x00,0x00,0x00,0x3F,0xE1,0xFF,0x00, +0x00,0x00,0x1F,0xF0,0x7F,0x80,0x00,0x00,0x1F,0xF8, +0x3F,0xE0,0x00,0x00,0x0F,0xF8,0x0F,0xF8,0x00,0x00, +0x0F,0xFC,0x07,0xFE,0x00,0x00,0x0F,0xFC,0x01,0xFF, +0x80,0x00,0x0F,0xFE,0x00,0xFF,0xE0,0x00,0x0F,0xFE, +0x00,0x3F,0xFC,0x00,0x1F,0xFF,0x00,0x0F,0xFF,0x80, +0x3F,0xFF,0x00,0x03,0xFF,0xFF,0xFF,0xFF,0x00,0x01, +0xFF,0xFF,0xFF,0xFF,0x00,0x00,0x3F,0xFF,0xFF,0xFF, +0x00,0x00,0x0F,0xFF,0xFF,0xFF,0x00,0x00,0x03,0xFF, +0xFF,0xFF,0x00,0x00,0x00,0x7F,0xFF,0xFE,0x00,0x00, +0x00,0x0F,0xFF,0xFC,0x00,0x00,0x00,0x00,0x7F,0xE0, +0x00,0x00,0x0B,0xE3,0x90,0x03,0x8D,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFE,0xFF,0xFF,0xFF,0xFF,0xFF,0xFE,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x00,0x00,0x00,0x03, +0xF8,0x00,0x00,0x00,0x00,0x07,0xF0,0x00,0x00,0x00, +0x00,0x0F,0xE0,0x00,0x00,0x00,0x00,0x1F,0xE0,0x00, +0x00,0x00,0x00,0x3F,0xC0,0x00,0x00,0x00,0x00,0x7F, +0x81,0x00,0x00,0x00,0x00,0x1F,0xE0,0x00,0x00,0x00, +0x00,0x3F,0xC0,0x20,0x00,0x00,0x00,0x0F,0xF0,0x00, +0x00,0x00,0x00,0x1F,0xE0,0x00,0x00,0x00,0x00,0x3F, +0xE0,0x00,0x00,0x00,0x00,0x3F,0xC0,0x00,0x00,0x00, +0x00,0x7F,0x80,0x00,0x00,0x00,0x00,0xFF,0x80,0x00, +0x00,0x00,0x00,0xFF,0x00,0x00,0x00,0x00,0x01,0xFF, +0x00,0x04,0x00,0x00,0x00,0x7F,0xC0,0x00,0x80,0x00, +0x00,0x1F,0xF0,0x00,0x10,0x00,0x00,0x07,0xFC,0x00, +0x02,0x00,0x00,0x01,0xFF,0x00,0x00,0x40,0x00,0x00, +0x7F,0xC0,0x00,0x08,0x00,0x00,0x1F,0xF0,0x00,0x01, +0x20,0x00,0x07,0xFC,0x00,0x00,0x24,0x00,0x01,0xFF, +0x00,0x00,0x04,0x80,0x00,0x7F,0xC0,0x00,0x00,0x90, +0x00,0x1F,0xF0,0x00,0x00,0x12,0x00,0x07,0xFC,0x00, +0x00,0x00,0x00,0x07,0xF8,0x00,0x00,0x02,0x80,0x01, +0xFF,0x00,0x00,0x00,0x58,0x00,0x7F,0xC0,0x00,0x00, +0x08,0x00,0x1F,0xF8,0x00,0x00,0x01,0x60,0x03,0xFE, +0x00,0x00,0x00,0x00,0x0B,0xA4,0x97,0xFB,0x80,0x00, +0x01,0xFF,0x80,0x00,0x00,0x00,0x3F,0xFF,0xF0,0x00, +0x00,0x01,0xFF,0xFF,0xF8,0x00,0x00,0x0F,0xFF,0xFF, +0xFC,0x00,0x00,0x3F,0xFF,0xFF,0xFC,0x00,0x01,0xFF, +0xFF,0xFF,0xFC,0x00,0x07,0xFF,0xFF,0xFF,0xFC,0x00, +0x0F,0xFF,0xFF,0xFF,0xFC,0x00,0x3F,0xFF,0x00,0xFF, +0xFC,0x00,0xFF,0xF0,0x00,0x3F,0xFC,0x01,0xFF,0xC0, +0x00,0x3F,0xF8,0x07,0xFF,0x00,0x00,0x3F,0xF8,0x0F, +0xFC,0x00,0x00,0x3F,0xF0,0x1F,0xF0,0x00,0x00,0x3F, +0xE0,0x7F,0xE0,0x00,0x00,0x7F,0xE6,0x9F,0xF0,0x00, +0x00,0x0F,0xF8,0x3F,0xF0,0x00,0x00,0x3F,0xF0,0x3F, +0xE0,0x00,0x00,0x7F,0xC0,0x7F,0xE0,0x00,0x01,0xFF, +0x80,0x7F,0xE0,0x00,0x07,0xFE,0x00,0xFF,0xE0,0x00, +0x1F,0xFC,0x00,0xFF,0xE0,0x00,0x7F,0xF0,0x00,0xFF, +0xF8,0x07,0xFF,0xC0,0x00,0xFF,0xFF,0xFF,0xFF,0x00, +0x00,0xFF,0xFF,0xFF,0xFC,0x00,0x00,0x7F,0xFF,0xFF, +0xE0,0x00,0x00,0x3F,0xFF,0xFF,0x00,0x00,0x00,0xFF, +0xFF,0xFF,0x00,0x00,0x07,0xFF,0xFF,0xFF,0x80,0x00, +0x3F,0xFF,0xFF,0xFF,0xC0,0x00,0xFF,0xFF,0xFF,0xFF, +0xC0,0x03,0xFF,0xF0,0x0F,0xFF,0xC0,0x0F,0xFF,0x00, +0x03,0xFF,0xC0,0x3F,0xF8,0x00,0x03,0xFF,0xC0,0xFF, +0xE0,0x00,0x01,0xFF,0x81,0xFF,0x80,0x00,0x01,0xFF, +0x87,0xFE,0x00,0x00,0x03,0xFF,0x0F,0xFC,0x00,0x00, +0x03,0xFF,0x43,0xFE,0x00,0x00,0x00,0x7F,0xCF,0xFC, +0x00,0x00,0x00,0xFF,0xF7,0xFE,0x00,0x00,0x00,0x1F, +0xF7,0xFC,0x00,0x00,0x00,0x3F,0xEF,0xFC,0x00,0x00, +0x00,0xFF,0xE1,0xFF,0x00,0x00,0x00,0x3F,0xE3,0xFF, +0x00,0x00,0x00,0xFF,0xC3,0xFE,0x00,0x00,0x01,0xFF, +0x07,0xFE,0x00,0x00,0x07,0xFE,0x0F,0xFE,0x00,0x00, +0x1F,0xFC,0x0F,0xFE,0x00,0x00,0x7F,0xF0,0x0F,0xFF, +0x00,0x03,0xFF,0xC0,0x1F,0xFF,0xC0,0x3F,0xFF,0x80, +0x1F,0xFF,0xFF,0xFF,0xFE,0x00,0x1F,0xFF,0xFF,0xFF, +0xF8,0x00,0x1F,0xFF,0xFF,0xFF,0xE0,0x00,0x1F,0xFF, +0xFF,0xFF,0x80,0x00,0x0F,0xFF,0xFF,0xFC,0x00,0x00, +0x0F,0xFF,0xFF,0xE0,0x00,0x00,0x03,0xFF,0xFF,0x00, +0x00,0x00,0x00,0x7F,0xE0,0x00,0x00,0x0B,0xA4,0x97, +0xFB,0x80,0x00,0x03,0xFF,0x00,0x00,0x00,0x00,0x3F, +0xFF,0xC0,0x00,0x00,0x01,0xFF,0xFF,0xE0,0x00,0x00, +0x0F,0xFF,0xFF,0xF0,0x00,0x00,0x3F,0xFF,0xFF,0xF0, +0x00,0x01,0xFF,0xFF,0xFF,0xF8,0x00,0x07,0xFF,0xFF, +0xFF,0xF8,0x00,0x0F,0xFF,0xFF,0xFF,0xF8,0x00,0x3F, +0xFF,0x80,0xFF,0xF8,0x00,0xFF,0xF8,0x00,0x3F,0xF0, +0x03,0xFF,0xC0,0x00,0x3F,0xF0,0x07,0xFF,0x00,0x00, +0x3F,0xF0,0x1F,0xFC,0x00,0x00,0x3F,0xE0,0x3F,0xF0, +0x00,0x00,0x3F,0xE0,0x7F,0xE0,0x00,0x00,0x3F,0xC1, +0xFF,0x80,0x00,0x00,0x7F,0x83,0xFF,0x00,0x00,0x00, +0x7F,0x87,0xFC,0x00,0x00,0x00,0xFF,0x1F,0xF8,0x00, +0x00,0x01,0xFE,0x3F,0xF0,0x00,0x00,0x01,0xFE,0xBF, +0xF8,0x00,0x00,0x00,0x7F,0xAB,0xFE,0x00,0x00,0x00, +0x1F,0xF7,0xFC,0x00,0x00,0x00,0x7F,0xF0,0xFF,0x80, +0x00,0x00,0x1F,0xFC,0x3F,0xF0,0x00,0x00,0x0F,0xFE, +0x3F,0xF0,0x00,0x00,0x3F,0xFC,0x7F,0xF0,0x00,0x00, +0xFF,0xF8,0xFF,0xE0,0x00,0x03,0xFF,0xF0,0xFF,0xF0, +0x00,0x0F,0xFF,0xE0,0xFF,0xF0,0x00,0x3F,0xFF,0xC1, +0xFF,0xFC,0x03,0xFE,0xFF,0x81,0xFF,0xFF,0xFF,0xFD, +0xFF,0x01,0xFF,0xFF,0xFF,0xF3,0xFE,0x01,0xFF,0xFF, +0xFF,0xC7,0xFC,0x01,0xFF,0xFF,0xFF,0x0F,0xF8,0x01, +0xFF,0xFF,0xF8,0x1F,0xF0,0x00,0xFF,0xFF,0xE0,0x3F, +0xC0,0x00,0x7F,0xFF,0x00,0x7F,0x80,0x00,0x1F,0xF0, +0x01,0xFF,0x48,0x00,0x00,0x00,0x00,0x7F,0xC0,0x00, +0x00,0x00,0x00,0xFF,0x00,0x00,0x00,0x00,0x03,0xFE, +0x01,0xF0,0x00,0x00,0x07,0xFC,0x3F,0xE0,0x00,0x00, +0x0F,0xF8,0x7F,0xC0,0x00,0x00,0x3F,0xE0,0xFF,0xC0, +0x00,0x00,0x7F,0xC0,0xFF,0x80,0x00,0x01,0xFF,0x81, +0xFF,0x00,0x00,0x03,0xFE,0x03,0xFF,0x00,0x00,0x0F, +0xFC,0x07,0xFF,0x00,0x00,0x1F,0xF0,0x07,0xFE,0x00, +0x00,0x7F,0xE0,0x0F,0xFE,0x00,0x03,0xFF,0x80,0x0F, +0xFF,0x00,0x0F,0xFE,0x00,0x1F,0xFF,0x80,0xFF,0xFC, +0x00,0x1F,0xFF,0xFF,0xFF,0xF0,0x00,0x1F,0xFF,0xFF, +0xFF,0xC0,0x00,0x1F,0xFF,0xFF,0xFF,0x00,0x00,0x1F, +0xFF,0xFF,0xFC,0x00,0x00,0x1F,0xFF,0xFF,0xE0,0x00, +0x00,0x0F,0xFF,0xFF,0x80,0x00,0x00,0x07,0xFF,0xF8, +0x00,0x00,0x00,0x01,0xFF,0x80,0x00,0x00,0x02,0x5A, +0x24,0x01,0xCD,0xFF,0xC7,0xFF,0x40,0x1A,0x00,0xD0, +0x06,0x80,0x30,0x01,0xBF,0xF8,0xFF,0x80,0x02,0x61, +0xA7,0x89,0xCD,0xFF,0xC7,0xFF,0x40,0x1A,0x00,0xD0, +0x06,0x80,0x30,0x01,0xBF,0xF8,0xFF,0xE0,0x7C,0x1E, +0x81,0xF0,0xF8,0x7E,0x3F,0x07,0x81,0xC0,0x20,0x00, +0x0B,0x97,0x98,0x63,0xA0,0x00,0x00,0x00,0x00,0x00, +0x20,0x00,0x00,0x00,0x00,0x01,0xC0,0x00,0x00,0x00, +0x00,0x1F,0x80,0x00,0x00,0x00,0x00,0xFF,0x00,0x00, +0x00,0x00,0x07,0xFE,0x00,0x00,0x00,0x00,0x7F,0xFC, +0x00,0x00,0x00,0x03,0xFF,0xF8,0x00,0x00,0x00,0x1F, +0xFF,0xF0,0x00,0x00,0x01,0xFF,0xFF,0xE0,0x00,0x00, +0x0F,0xFF,0xFF,0x80,0x00,0x00,0x7F,0xFF,0xF8,0x00, +0x00,0x03,0xFF,0xFF,0xC0,0x00,0x00,0x3F,0xFF,0xFC, +0x00,0x00,0x01,0xFF,0xFF,0xE0,0x00,0x00,0x0F,0xFF, +0xFE,0x00,0x00,0x00,0xFF,0xFF,0xE0,0x00,0x00,0x07, +0xFF,0xFF,0x00,0x00,0x00,0x3F,0xFF,0xF0,0x00,0x00, +0x03,0xFF,0xFF,0x80,0x00,0x00,0x1F,0xFF,0xF8,0x00, +0x00,0x00,0x7F,0xFF,0xC0,0x00,0x00,0x00,0xFF,0xFC, +0x00,0x00,0x00,0x01,0xFF,0xE0,0x00,0x00,0x00,0x03, +0xFE,0x00,0x00,0x00,0x00,0x07,0xFF,0x80,0x00,0x00, +0x00,0x0F,0xFF,0xC0,0x00,0x00,0x00,0x1F,0xFF,0xF0, +0x00,0x00,0x00,0x1F,0xFF,0xF8,0x00,0x00,0x00,0x0F, +0xFF,0xFE,0x00,0x00,0x00,0x03,0xFF,0xFF,0x00,0x00, +0x00,0x01,0xFF,0xFF,0xC0,0x00,0x00,0x00,0xFF,0xFF, +0xE0,0x00,0x00,0x00,0x3F,0xFF,0xF8,0x00,0x00,0x00, +0x1F,0xFF,0xFE,0x00,0x00,0x00,0x0F,0xFF,0xFF,0x00, +0x00,0x00,0x03,0xFF,0xFF,0xC0,0x00,0x00,0x01,0xFF, +0xFF,0xE0,0x00,0x00,0x00,0xFF,0xFF,0xF8,0x00,0x00, +0x00,0x7F,0xFF,0xF8,0x00,0x00,0x00,0x1F,0xFF,0xF0, +0x00,0x00,0x00,0x0F,0xFF,0xE0,0x00,0x00,0x00,0x07, +0xFF,0xC0,0x00,0x00,0x00,0x01,0xFF,0x80,0x00,0x00, +0x00,0x00,0xFF,0x00,0x00,0x00,0x00,0x00,0x7E,0x00, +0x00,0x00,0x00,0x00,0x1C,0x00,0x00,0x00,0x00,0x00, +0x08,0x0B,0xCF,0x14,0xA3,0xAD,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0x1F,0xFF,0xFF,0xFF,0xFF,0xFF,0xF4,0x00, +0x00,0x00,0x00,0x00,0x05,0x80,0x00,0x00,0x00,0x00, +0x00,0xDF,0xFF,0xFF,0xFF,0xFF,0xFF,0xF1,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFC,0x0B,0x97,0x98,0x63,0xA4,0x00, +0x00,0x00,0x00,0x00,0x0E,0x00,0x00,0x00,0x00,0x00, +0x1F,0x80,0x00,0x00,0x00,0x00,0x3F,0xC0,0x00,0x00, +0x00,0x00,0x7F,0xE0,0x00,0x00,0x00,0x00,0xFF,0xF8, +0x00,0x00,0x00,0x01,0xFF,0xFC,0x00,0x00,0x00,0x03, +0xFF,0xFE,0x00,0x00,0x00,0x07,0xFF,0xFF,0x80,0x00, +0x00,0x07,0xFF,0xFF,0xC0,0x00,0x00,0x01,0xFF,0xFF, +0xE0,0x00,0x00,0x00,0xFF,0xFF,0xF0,0x00,0x00,0x00, +0x3F,0xFF,0xFC,0x00,0x00,0x00,0x1F,0xFF,0xFE,0x00, +0x00,0x00,0x07,0xFF,0xFF,0x00,0x00,0x00,0x01,0xFF, +0xFF,0xC0,0x00,0x00,0x00,0xFF,0xFF,0xE0,0x00,0x00, +0x00,0x3F,0xFF,0xF0,0x00,0x00,0x00,0x1F,0xFF,0xFC, +0x00,0x00,0x00,0x07,0xFF,0xFE,0x00,0x00,0x00,0x03, +0xFF,0xFE,0x00,0x00,0x00,0x00,0xFF,0xFC,0x00,0x00, +0x00,0x00,0x7F,0xF8,0x00,0x00,0x00,0x00,0x1F,0xF0, +0x00,0x00,0x00,0x01,0xFF,0xE0,0x00,0x00,0x00,0x0F, +0xFF,0xC0,0x00,0x00,0x00,0xFF,0xFF,0x80,0x00,0x00, +0x07,0xFF,0xFE,0x00,0x00,0x00,0x7F,0xFF,0xF0,0x00, +0x00,0x03,0xFF,0xFF,0x00,0x00,0x00,0x3F,0xFF,0xF8, +0x00,0x00,0x01,0xFF,0xFF,0xC0,0x00,0x00,0x1F,0xFF, +0xFC,0x00,0x00,0x01,0xFF,0xFF,0xE0,0x00,0x00,0x0F, +0xFF,0xFF,0x00,0x00,0x00,0xFF,0xFF,0xF0,0x00,0x00, +0x07,0xFF,0xFF,0x80,0x00,0x00,0x7F,0xFF,0xFC,0x00, +0x00,0x01,0xFF,0xFF,0xE0,0x00,0x00,0x03,0xFF,0xFE, +0x00,0x00,0x00,0x07,0xFF,0xF0,0x00,0x00,0x00,0x0F, +0xFF,0x80,0x00,0x00,0x00,0x1F,0xF8,0x00,0x00,0x00, +0x00,0x3F,0xC0,0x00,0x00,0x00,0x00,0x7E,0x00,0x00, +0x00,0x00,0x00,0xE0,0x00,0x00,0x00,0x00,0x01,0x00, +0x00,0x00,0x00,0x00,0x00,0x0B,0xA4,0x94,0x03,0x80, +0x00,0x01,0xFF,0xC0,0x00,0x00,0x00,0x3F,0xFF,0xF8, +0x00,0x00,0x01,0xFF,0xFF,0xFC,0x00,0x00,0x0F,0xFF, +0xFF,0xFE,0x00,0x00,0x7F,0xFF,0xFF,0xFE,0x00,0x01, +0xFF,0xFF,0xFF,0xFE,0x00,0x07,0xFF,0xFF,0xFF,0xFE, +0x00,0x1F,0xFF,0xFF,0xFF,0xFE,0x00,0x7F,0xFF,0x00, +0xFF,0xFE,0x00,0xFF,0xF8,0x00,0x3F,0xFE,0x03,0xFF, +0xC0,0x00,0x3F,0xFC,0x07,0xFF,0x00,0x00,0x1F,0xFC, +0x1F,0xFC,0x00,0x00,0x1F,0xFC,0x3F,0xF0,0x00,0x00, +0x3F,0xF8,0xFF,0xC0,0x00,0x00,0x3F,0xF1,0xFF,0x80, +0x00,0x00,0x3F,0xE3,0xFE,0x00,0x00,0x00,0x7F,0xE7, +0xFC,0x00,0x00,0x00,0x7F,0xE3,0xFF,0x00,0x00,0x00, +0x1F,0xF7,0xFC,0x00,0x00,0x00,0x3F,0xE0,0xF8,0x00, +0x00,0x00,0x7F,0xE0,0x00,0x00,0x00,0x00,0x1F,0xF8, +0x00,0x00,0x00,0x00,0x0F,0xF8,0x00,0x00,0x00,0x00, +0x3F,0xF0,0x00,0x00,0x00,0x00,0xFF,0xC0,0x00,0x00, +0x00,0x03,0xFF,0x80,0x00,0x00,0x00,0x0F,0xFE,0x00, +0x00,0x00,0x00,0x3F,0xFC,0x00,0x00,0x00,0x00,0xFF, +0xF0,0x00,0x00,0x00,0x03,0xFF,0xC0,0x00,0x00,0x00, +0x0F,0xFF,0x00,0x00,0x00,0x00,0x3F,0xFC,0x00,0x00, +0x00,0x00,0xFF,0xF0,0x00,0x00,0x00,0x03,0xFF,0xC0, +0x00,0x00,0x00,0x0F,0xFF,0x00,0x00,0x00,0x00,0x3F, +0xFC,0x00,0x00,0x00,0x00,0xFF,0xF0,0x00,0x00,0x00, +0x03,0xFF,0xC0,0x00,0x00,0x00,0x0F,0xFF,0x00,0x00, +0x00,0x00,0x1F,0xFC,0x00,0x00,0x00,0x00,0x7F,0xF0, +0x00,0x00,0x00,0x00,0xFF,0xC0,0x00,0x10,0x00,0x00, +0x7F,0xE0,0x00,0x00,0x00,0x00,0xFF,0x80,0x00,0x08, +0x00,0x00,0x7F,0xE0,0x00,0x03,0x40,0x00,0x1F,0xF0, +0x00,0x00,0xD0,0x00,0x00,0x00,0x00,0x00,0x34,0x00, +0x01,0xFF,0x00,0x00,0x08,0x00,0x00,0x7F,0xC0,0x00, +0x00,0x17,0x2F,0x17,0x5E,0x60,0x00,0x00,0x00,0x00, +0x07,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x07,0xFF,0xFF,0xFE,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x03,0xFF,0xFF,0xFF,0xFE,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xFE,0x00, +0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0xFF,0xFF,0xFF, +0xFC,0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xFF,0xFF, +0xFF,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF, +0xFF,0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x00,0x00,0x07, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x00, +0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x80,0x00, +0x00,0x00,0x0F,0xFF,0xFF,0xE0,0x00,0x7F,0xFF,0xFE, +0x00,0x00,0x00,0x00,0xFF,0xFF,0xE0,0x00,0x00,0x3F, +0xFF,0xF8,0x00,0x00,0x00,0x0F,0xFF,0xF8,0x00,0x00, +0x00,0x1F,0xFF,0xE0,0x00,0x00,0x00,0xFF,0xFE,0x00, +0x00,0x00,0x00,0x3F,0xFF,0x80,0x00,0x00,0x0F,0xFF, +0xC0,0x00,0x00,0x00,0x00,0x7F,0xFE,0x00,0x00,0x00, +0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0xFF,0xF8,0x00, +0x00,0x0F,0xFF,0x80,0x00,0x00,0x00,0x00,0x01,0xFF, +0xC0,0x00,0x00,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00, +0x07,0xFF,0x00,0x00,0x07,0xFF,0x00,0x00,0x00,0x00, +0x00,0x00,0x1F,0xFC,0x00,0x00,0x7F,0xF0,0x00,0x00, +0x00,0x00,0x00,0x00,0x7F,0xF0,0x00,0x07,0xFE,0x00, +0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0x80,0x00,0x3F, +0xE0,0x00,0x00,0x7F,0x00,0x00,0x00,0x07,0xFE,0x00, +0x03,0xFE,0x00,0x00,0x1F,0xFF,0x00,0x3F,0xE0,0x1F, +0xF0,0x00,0x3F,0xF0,0x00,0x03,0xFF,0xFE,0x01,0xFF, +0x00,0x7F,0xC0,0x01,0xFF,0x00,0x00,0x7F,0xFF,0xF8, +0x1F,0xF0,0x01,0xFE,0x00,0x1F,0xF0,0x00,0x07,0xFF, +0xFF,0xE0,0xFF,0x80,0x0F,0xF8,0x00,0xFF,0x00,0x00, +0xFF,0xFF,0xFF,0x87,0xFC,0x00,0x3F,0xC0,0x0F,0xF8, +0x00,0x0F,0xFF,0xFF,0xFE,0x3F,0xE0,0x01,0xFE,0x00, +0x7F,0x80,0x00,0xFF,0xFF,0xFF,0xFB,0xFF,0x00,0x07, +0xF8,0x07,0xF8,0x00,0x0F,0xFF,0xFF,0xFF,0xFF,0xF0, +0x00,0x3F,0xC0,0x3F,0xC0,0x00,0x7F,0xFE,0x07,0xFF, +0xFF,0x80,0x01,0xFE,0x01,0xFC,0x00,0x07,0xFF,0x80, +0x07,0xFF,0xFC,0x00,0x07,0xF0,0x1F,0xE0,0x00,0x7F, +0xF8,0x00,0x1F,0xFF,0xE0,0x00,0x3F,0x80,0xFE,0x00, +0x03,0xFF,0x80,0x00,0x7F,0xFE,0x00,0x01,0xFE,0x0F, +0xF0,0x00,0x3F,0xF8,0x00,0x01,0xFF,0xF0,0x00,0x07, +0xF0,0x7F,0x80,0x03,0xFF,0x80,0x00,0x0F,0xFF,0x80, +0x00,0x3F,0x83,0xF8,0x00,0x1F,0xF8,0x00,0x00,0x3F, +0xFC,0x00,0x01,0xFC,0x1F,0xC0,0x01,0xFF,0x80,0x00, +0x01,0xFF,0xC0,0x00,0x0F,0xE1,0xFE,0x00,0x0F,0xFC, +0x00,0x00,0x07,0xFE,0x00,0x00,0x7F,0x0F,0xE0,0x00, +0x7F,0xC0,0x00,0x00,0x3F,0xF0,0x00,0x03,0xF8,0x7F, +0x00,0x07,0xFE,0x00,0x00,0x01,0xFF,0x80,0x00,0x1F, +0xC3,0xF8,0x00,0x3F,0xE0,0x00,0x00,0x0F,0xFC,0x00, +0x00,0xFE,0x1F,0xC0,0x03,0xFF,0x00,0x00,0x00,0x7F, +0xC0,0x00,0x07,0xF1,0xFE,0x00,0x1F,0xF8,0x00,0x00, +0x03,0xFE,0x00,0x00,0x3F,0x8F,0xE0,0x00,0xFF,0x80, +0x00,0x00,0x1F,0xF0,0x00,0x03,0xFC,0x7F,0x00,0x07, +0xFC,0x00,0x00,0x00,0xFF,0x80,0x00,0x1F,0xC3,0xF8, +0x00,0x7F,0xE0,0x00,0x00,0x07,0xF8,0x00,0x00,0xFE, +0x1F,0xC0,0x03,0xFF,0x00,0x00,0x00,0x7F,0xC0,0x00, +0x07,0xF1,0x1F,0xC0,0x03,0xFE,0x00,0x00,0x00,0x7F, +0xC0,0x00,0x0F,0xF0,0xFE,0x00,0x1F,0xF0,0x00,0x00, +0x03,0xFC,0x00,0x00,0xFF,0x07,0xF0,0x00,0xFF,0x80, +0x00,0x00,0x3F,0xE0,0x00,0x07,0xF8,0x47,0xF0,0x00, +0xFF,0x80,0x00,0x00,0x3F,0xE0,0x00,0x0F,0xF0,0x3F, +0x80,0x07,0xFC,0x00,0x00,0x03,0xFF,0x00,0x00,0xFF, +0x81,0xFC,0x00,0x3F,0xE0,0x00,0x00,0x1F,0xF0,0x00, +0x07,0xF8,0x0F,0xE0,0x01,0xFF,0x00,0x00,0x01,0xFF, +0x80,0x00,0x7F,0xC0,0x7F,0x80,0x0F,0xFC,0x00,0x00, +0x1F,0xFC,0x00,0x07,0xFC,0x01,0xFC,0x00,0x3F,0xE0, +0x00,0x00,0xFF,0xE0,0x00,0x7F,0xC0,0x0F,0xE0,0x01, +0xFF,0x80,0x00,0x0F,0xFE,0x00,0x07,0xFE,0x00,0x7F, +0x00,0x0F,0xFC,0x00,0x00,0xFF,0xF0,0x00,0x7F,0xE0, +0x03,0xF8,0x00,0x3F,0xF0,0x00,0x0F,0xFF,0x80,0x07, +0xFE,0x00,0x1F,0xE0,0x01,0xFF,0xC0,0x01,0xFF,0xFC, +0x00,0xFF,0xE0,0x00,0xFF,0x00,0x0F,0xFF,0x00,0x3F, +0xFF,0xF0,0x1F,0xFF,0x00,0x03,0xF8,0x00,0x3F,0xFE, +0x07,0xFF,0xFF,0xC3,0xFF,0xF0,0x00,0x1F,0xE0,0x01, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x00,0xFF, +0x00,0x07,0xFF,0xFF,0xFF,0x7F,0xFF,0xFF,0xF0,0x00, +0x03,0xFC,0x00,0x1F,0xFF,0xFF,0xFB,0xFF,0xFF,0xFF, +0x00,0x00,0x1F,0xE0,0x00,0x7F,0xFF,0xFF,0x9F,0xFF, +0xFF,0xE0,0x00,0x00,0xFF,0x80,0x03,0xFF,0xFF,0xF0, +0x7F,0xFF,0xFE,0x00,0x00,0x03,0xFE,0x00,0x07,0xFF, +0xFF,0x03,0xFF,0xFF,0xE0,0x00,0x00,0x1F,0xF0,0x00, +0x1F,0xFF,0xF0,0x0F,0xFF,0xFC,0x00,0x00,0x00,0x7F, +0xC0,0x00,0x3F,0xFE,0x00,0x3F,0xFF,0x80,0x01,0xFF, +0x03,0xFF,0x00,0x00,0x3F,0x80,0x00,0x7F,0xC0,0x00, +0x1F,0xF0,0x0F,0xFC,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x01,0xFF,0x80,0x7F,0xF0,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x1F,0xF8,0x01,0xFF,0xC0,0x00,0x00, +0x00,0x00,0x00,0x00,0x01,0xFF,0x80,0x07,0xFF,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFC,0x00,0x1F, +0xFC,0x00,0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xC0, +0x00,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x00,0x3F, +0xFC,0x00,0x03,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00, +0x07,0xFF,0xC0,0x00,0x0F,0xFF,0xE0,0x00,0x00,0x00, +0x00,0x00,0xFF,0xFC,0x00,0x00,0x3F,0xFF,0xC0,0x00, +0x00,0x00,0x00,0x1F,0xFF,0xC0,0x00,0x00,0xFF,0xFF, +0xC0,0x00,0x00,0x00,0x07,0xFF,0xFC,0x00,0x00,0x03, +0xFF,0xFF,0xE0,0x00,0x00,0x01,0xFF,0xFF,0xC0,0x00, +0x00,0x07,0xFF,0xFF,0xFC,0x00,0x03,0xFF,0xFF,0xF8, +0x00,0x00,0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0x80,0x00,0x00,0x00,0x3F,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0xF8,0x00,0x00,0x00,0x00,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x01,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x00,0x00, +0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x00,0x00, +0x00,0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0x80,0x00, +0x00,0x00,0x00,0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xE0, +0x00,0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xFF,0xFF, +0xF8,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x3F, +0xFF,0xF0,0x00,0x00,0x00,0x00,0x10,0xE4,0x7C,0x04, +0x30,0x00,0x00,0x00,0x7F,0xF0,0x00,0x00,0x00,0x90, +0x00,0x00,0x01,0xFF,0xF0,0x00,0x00,0x01,0x00,0x00, +0x00,0x07,0xFF,0xF0,0x00,0x00,0x02,0x00,0x00,0x00, +0x1F,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x01,0xFE, +0xFF,0x00,0x00,0x00,0x40,0x00,0x00,0x07,0xFD,0xFF, +0x00,0x00,0x00,0x80,0x00,0x00,0x1F,0xF1,0xFF,0x00, +0x00,0x00,0x00,0x00,0x01,0xFE,0x1F,0xF0,0x00,0x00, +0x10,0x00,0x00,0x07,0xFC,0x1F,0xF0,0x00,0x00,0x24, +0x00,0x00,0x1F,0xF0,0x1F,0xF0,0x00,0x00,0x40,0x00, +0x00,0x7F,0xC0,0x1F,0xF0,0x00,0x00,0x00,0x00,0x0F, +0xFC,0x01,0xFF,0x80,0x00,0x08,0x00,0x00,0x1F,0xF0, +0x01,0xFF,0x00,0x00,0x10,0x00,0x00,0x7F,0xC0,0x01, +0xFF,0x00,0x00,0x00,0x00,0x0F,0xFC,0x00,0x1F,0xF8, +0x00,0x02,0x00,0x00,0x1F,0xF0,0x00,0x1F,0xF0,0x00, +0x00,0x00,0x03,0xFF,0x00,0x01,0xFF,0x80,0x00,0x00, +0x00,0x3F,0xE0,0x00,0x0F,0xF8,0x00,0x04,0x00,0x00, +0xFF,0xC0,0x00,0x1F,0xF8,0x00,0x00,0x00,0x0F,0xF8, +0x00,0x00,0xFF,0x80,0x00,0x00,0x01,0xFF,0x80,0x00, +0x0F,0xFC,0x00,0x00,0x00,0x1F,0xF0,0x00,0x00,0x7F, +0xC0,0x00,0x80,0x00,0x7F,0xE0,0x00,0x00,0xFF,0xC0, +0x00,0x00,0x07,0xFC,0x00,0x00,0x07,0xFC,0x00,0x10, +0x00,0x1F,0xF8,0x00,0x00,0x0F,0xFC,0x00,0x00,0x01, +0xFF,0x00,0x00,0x00,0x7F,0xC0,0x02,0x00,0x07,0xFF, +0xFF,0xFF,0xFF,0xFF,0xC0,0x04,0x80,0x1F,0xFF,0xFF, +0xFF,0xFF,0xFF,0xC0,0x08,0x00,0x7F,0xFF,0xFF,0xFF, +0xFF,0xFF,0xC0,0x00,0x0F,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFE,0x01,0x00,0x1F,0xF8,0x00,0x00,0x00,0x0F,0xFC, +0x02,0x00,0x7F,0xE0,0x00,0x00,0x00,0x0F,0xFC,0x04, +0x81,0xFF,0x80,0x00,0x00,0x00,0x0F,0xFC,0x08,0x07, +0xFE,0x00,0x00,0x00,0x00,0x0F,0xFC,0x00,0xFF,0xE0, +0x00,0x00,0x00,0x00,0xFF,0xE1,0x01,0xFF,0x80,0x00, +0x00,0x00,0x00,0xFF,0xC2,0x07,0xFE,0x00,0x00,0x00, +0x00,0x00,0xFF,0xC0,0xFF,0xE0,0x00,0x00,0x00,0x00, +0x0F,0xFE,0x41,0xFF,0x80,0x00,0x00,0x00,0x00,0x0F, +0xFC,0x3F,0xF8,0x00,0x00,0x00,0x00,0x00,0xFF,0xE3, +0xFF,0x00,0x00,0x00,0x00,0x00,0x07,0xFE,0x8F,0xFE, +0x00,0x00,0x00,0x00,0x00,0x0F,0xFE,0xFF,0xC0,0x00, +0x00,0x00,0x00,0x00,0x7F,0xE0,0x0D,0xA4,0x20,0x04, +0x37,0xFF,0xFF,0xFF,0xFE,0x00,0x00,0x0F,0xFF,0xFF, +0xFF,0xFF,0xC0,0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0xF0, +0x00,0x3F,0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x7F,0xFF, +0xFF,0xFF,0xFF,0xF8,0x00,0xFF,0xFF,0xFF,0xFF,0xFF, +0xF8,0x01,0xFF,0xFF,0xFF,0xFF,0xFF,0xF8,0x03,0xFF, +0xFF,0xFF,0xFF,0xFF,0xF8,0x07,0xFE,0x00,0x00,0x07, +0xFF,0xF8,0x0F,0xFC,0x00,0x00,0x00,0xFF,0xF0,0x1F, +0xF8,0x00,0x00,0x00,0xFF,0xF0,0x3F,0xF0,0x00,0x00, +0x00,0xFF,0xE0,0x7F,0xE0,0x00,0x00,0x00,0xFF,0xE1, +0x1F,0xF8,0x00,0x00,0x00,0x1F,0xF8,0x3F,0xF0,0x00, +0x00,0x00,0x3F,0xF8,0xDF,0xFC,0x00,0x00,0x00,0x07, +0xFE,0x23,0xFF,0x00,0x00,0x00,0x03,0xFF,0x07,0xFE, +0x00,0x00,0x00,0x07,0xFC,0x0F,0xFC,0x00,0x00,0x00, +0x1F,0xF8,0x1F,0xF8,0x00,0x00,0x00,0x7F,0xE0,0x3F, +0xF0,0x00,0x00,0x01,0xFF,0xC0,0x7F,0xE0,0x00,0x00, +0x0F,0xFF,0x00,0xFF,0xC0,0x00,0x00,0xFF,0xFC,0x01, +0xFF,0xFF,0xFF,0xFF,0xFF,0xE0,0x03,0xFF,0xFF,0xFF, +0xFF,0xFF,0x80,0x07,0xFF,0xFF,0xFF,0xFF,0xFC,0x00, +0x0F,0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x1F,0xFF,0xFF, +0xFF,0xFF,0xFE,0x00,0x3F,0xFF,0xFF,0xFF,0xFF,0xFF, +0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0x81,0xFF,0x80,0x00,0x00,0xFF, +0xFF,0x83,0xFF,0x00,0x00,0x00,0x1F,0xFF,0x07,0xFE, +0x00,0x00,0x00,0x0F,0xFF,0x0F,0xFC,0x00,0x00,0x00, +0x0F,0xFF,0x1F,0xF8,0x00,0x00,0x00,0x0F,0xFE,0x3F, +0xF0,0x00,0x00,0x00,0x0F,0xFE,0x8F,0xFC,0x00,0x00, +0x00,0x01,0xFF,0x9F,0xF8,0x00,0x00,0x00,0x03,0xFF, +0xEF,0xFE,0x00,0x00,0x00,0x00,0x7F,0xEF,0xFC,0x00, +0x00,0x00,0x01,0xFF,0xE3,0xFF,0x00,0x00,0x00,0x00, +0x7F,0xE7,0xFE,0x00,0x00,0x00,0x01,0xFF,0xD1,0xFF, +0x80,0x00,0x00,0x00,0xFF,0xE3,0xFF,0x00,0x00,0x00, +0x07,0xFF,0x87,0xFE,0x00,0x00,0x00,0x1F,0xFF,0x0F, +0xFC,0x00,0x00,0x03,0xFF,0xFC,0x23,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFE,0x07,0xFF,0xFF,0xFF,0xFF,0xFF,0xF8, +0x0F,0xFF,0xFF,0xFF,0xFF,0xFF,0xC0,0x1F,0xFF,0xFF, +0xFF,0xFF,0xFF,0x00,0x3F,0xFF,0xFF,0xFF,0xFF,0xF8, +0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0x80,0x00,0xFF,0xFF, +0xFF,0xFF,0xE0,0x00,0x00,0x0F,0xA5,0x17,0xFC,0x80, +0x00,0x00,0x00,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00, +0x3F,0xFF,0xFE,0x00,0x00,0x00,0x00,0x01,0xFF,0xFF, +0xFF,0x00,0x00,0x00,0x00,0x1F,0xFF,0xFF,0xFF,0x80, +0x00,0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xC0,0x00,0x00, +0x03,0xFF,0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x0F,0xFF, +0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x7F,0xFF,0xFF,0xFF, +0xFF,0xC0,0x00,0x01,0xFF,0xFF,0x00,0x3F,0xFF,0xC0, +0x00,0x07,0xFF,0xF0,0x00,0x0F,0xFF,0xC0,0x00,0x1F, +0xFF,0x80,0x00,0x07,0xFF,0xC0,0x00,0x3F,0xFC,0x00, +0x00,0x07,0xFF,0xC0,0x00,0xFF,0xF0,0x00,0x00,0x07, +0xFF,0x80,0x03,0xFF,0xC0,0x00,0x00,0x07,0xFF,0x80, +0x0F,0xFF,0x00,0x00,0x00,0x07,0xFF,0x80,0x1F,0xFC, +0x00,0x00,0x00,0x07,0xFF,0x00,0x7F,0xF0,0x00,0x00, +0x00,0x0F,0xFE,0x00,0xFF,0xC0,0x00,0x00,0x00,0x0F, +0xFE,0x03,0xFF,0x80,0x00,0x00,0x00,0x1F,0xFC,0x40, +0xFF,0xC0,0x00,0x00,0x00,0x03,0xFF,0x83,0xFF,0x00, +0x00,0x00,0x00,0x03,0xF8,0x07,0xFE,0x00,0x00,0x00, +0x00,0x06,0x00,0x0F,0xFC,0x00,0x00,0x00,0x00,0x00, +0x00,0x3F,0xF8,0x00,0x00,0x00,0x00,0x00,0x01,0x4F, +0xFC,0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xF8,0x00, +0x00,0x00,0x00,0x00,0x00,0xDF,0xFC,0x00,0x00,0x00, +0x00,0x00,0x00,0x37,0xFF,0x00,0x00,0x00,0x00,0x00, +0x00,0x0A,0x7F,0xE0,0x00,0x00,0x00,0x00,0x00,0x00, +0xFF,0xC0,0x00,0x00,0x00,0x00,0x1C,0x00,0xFF,0xC0, +0x00,0x00,0x00,0x00,0x3F,0x88,0x3F,0xF0,0x00,0x00, +0x00,0x00,0x1F,0xFC,0x7F,0xF0,0x00,0x00,0x00,0x00, +0x3F,0xF4,0x0F,0xFC,0x00,0x00,0x00,0x00,0x1F,0xFD, +0x01,0xFF,0x80,0x00,0x00,0x00,0x0F,0xFE,0x03,0xFF, +0x80,0x00,0x00,0x00,0x3F,0xF8,0x03,0xFF,0x80,0x00, +0x00,0x00,0x7F,0xF0,0x03,0xFF,0x80,0x00,0x00,0x01, +0xFF,0xC0,0x07,0xFF,0x80,0x00,0x00,0x07,0xFF,0x80, +0x07,0xFF,0x80,0x00,0x00,0x1F,0xFE,0x00,0x0F,0xFF, +0x80,0x00,0x00,0xFF,0xFC,0x00,0x0F,0xFF,0xC0,0x00, +0x03,0xFF,0xF0,0x00,0x0F,0xFF,0xE0,0x00,0x1F,0xFF, +0xC0,0x00,0x0F,0xFF,0xF8,0x01,0xFF,0xFF,0x00,0x00, +0x0F,0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x00,0x0F,0xFF, +0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x0F,0xFF,0xFF,0xFF, +0xFF,0xC0,0x00,0x00,0x07,0xFF,0xFF,0xFF,0xFE,0x00, +0x00,0x00,0x07,0xFF,0xFF,0xFF,0xF8,0x00,0x00,0x00, +0x01,0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x00,0x00,0xFF, +0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0x80, +0x00,0x00,0x0E,0xE4,0x20,0x04,0x87,0xFF,0xFF,0xFF, +0xFE,0x00,0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0x00, +0x00,0x07,0xFF,0xFF,0xFF,0xFF,0xFE,0x00,0x00,0x7F, +0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x07,0xFF,0xFF,0xFF, +0xFF,0xFF,0xC0,0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0xFF, +0x00,0x07,0xFF,0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x7F, +0xFF,0xFF,0xFF,0xFF,0xFF,0xC0,0x07,0xFE,0x00,0x00, +0x03,0xFF,0xFE,0x00,0x7F,0xE0,0x00,0x00,0x03,0xFF, +0xF0,0x07,0xFE,0x00,0x00,0x00,0x0F,0xFF,0x80,0x7F, +0xE0,0x00,0x00,0x00,0x7F,0xFC,0x07,0xFE,0x00,0x00, +0x00,0x03,0xFF,0xC0,0x7F,0xE0,0x00,0x00,0x00,0x1F, +0xFE,0x07,0xFE,0x00,0x00,0x00,0x00,0xFF,0xE0,0x7F, +0xE0,0x00,0x00,0x00,0x07,0xFF,0x07,0xFE,0x00,0x00, +0x00,0x00,0x3F,0xF0,0x7F,0xE0,0x00,0x00,0x00,0x03, +0xFF,0x87,0xFE,0x00,0x00,0x00,0x00,0x1F,0xF8,0x7F, +0xE0,0x00,0x00,0x00,0x01,0xFF,0xC9,0xFF,0xC0,0x00, +0x00,0x00,0x01,0xFF,0x97,0xFF,0x80,0x00,0x00,0x00, +0x01,0xFF,0xB7,0xFF,0x00,0x00,0x00,0x00,0x01,0xFF, +0xEF,0xFE,0x00,0x00,0x00,0x00,0x03,0xFF,0x7F,0xE0, +0x00,0x00,0x00,0x00,0x3F,0xF7,0xFE,0x00,0x00,0x00, +0x00,0x07,0xFF,0xAF,0xFC,0x00,0x00,0x00,0x00,0x0F, +0xFC,0xFF,0xC0,0x00,0x00,0x00,0x01,0xFF,0xD1,0xFF, +0x80,0x00,0x00,0x00,0x03,0xFF,0x1F,0xF8,0x00,0x00, +0x00,0x00,0x7F,0xF2,0x3F,0xF0,0x00,0x00,0x00,0x00, +0xFF,0xC3,0xFF,0x00,0x00,0x00,0x00,0x1F,0xFC,0x3F, +0xF0,0x00,0x00,0x00,0x01,0xFF,0x83,0xFF,0x00,0x00, +0x00,0x00,0x3F,0xF8,0x3F,0xF0,0x00,0x00,0x00,0x07, +0xFF,0x03,0xFF,0x00,0x00,0x00,0x00,0xFF,0xF0,0x3F, +0xF0,0x00,0x00,0x00,0x1F,0xFE,0x03,0xFF,0x00,0x00, +0x00,0x03,0xFF,0xC0,0x3F,0xF0,0x00,0x00,0x00,0xFF, +0xFC,0x03,0xFF,0x00,0x00,0x00,0x3F,0xFF,0x80,0x3F, +0xF0,0x00,0x00,0x3F,0xFF,0xF0,0x03,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFE,0x00,0x3F,0xFF,0xFF,0xFF,0xFF,0xFF, +0xC0,0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x3F, +0xFF,0xFF,0xFF,0xFF,0xFE,0x00,0x03,0xFF,0xFF,0xFF, +0xFF,0xFF,0x80,0x00,0x3F,0xFF,0xFF,0xFF,0xFF,0xE0, +0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x3F, +0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x00,0x0D,0xA4,0x20, +0x04,0x3D,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xF1,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xE6,0xFF,0xE0,0x00,0x00, +0x00,0x00,0x01,0xBF,0xF8,0x00,0x00,0x00,0x00,0x00, +0x6F,0xFE,0x00,0x00,0x00,0x00,0x00,0x11,0xFF,0x80, +0x00,0x00,0x00,0x00,0x06,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xC0,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x83,0x7F, +0xF0,0x00,0x00,0x00,0x00,0x00,0xDF,0xFC,0x00,0x00, +0x00,0x00,0x00,0x37,0xFF,0x00,0x00,0x00,0x00,0x00, +0x0A,0xFF,0xC0,0x00,0x00,0x00,0x00,0x03,0x7F,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0x7F,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFE,0x0C,0x24,0x20,0x03,0xDD,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0x7F,0xFF,0xFF,0xFF,0xFF,0xFF,0xEF, +0xFE,0x00,0x00,0x00,0x00,0x06,0xFF,0xE0,0x00,0x00, +0x00,0x00,0x6F,0xFE,0x00,0x00,0x00,0x00,0x04,0x7F, +0xE0,0x00,0x00,0x00,0x00,0x6F,0xFF,0xFF,0xFF,0xFF, +0xFE,0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0x03,0x7F,0xF0, +0x00,0x00,0x00,0x00,0x37,0xFF,0x00,0x00,0x00,0x00, +0x03,0x7F,0xF0,0x00,0x00,0x00,0x00,0x37,0xFF,0x00, +0x00,0x00,0x00,0x02,0xFF,0xF0,0x00,0x00,0x00,0x00, +0x00,0x10,0xE5,0x17,0xFC,0xE0,0x00,0x00,0x00,0x3F, +0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0xFF, +0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xFF,0xFE,0x00, +0x00,0x00,0x00,0x0F,0xFF,0xFF,0xFF,0xFC,0x00,0x00, +0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x00, +0xFF,0xFF,0xFF,0xFF,0xFF,0x80,0x00,0x00,0x1F,0xFF, +0xFF,0xFF,0xFF,0xFC,0x00,0x00,0x07,0xFF,0xFF,0xFF, +0xFF,0xFF,0xF0,0x00,0x00,0xFF,0xFF,0xE0,0x03,0xFF, +0xFF,0x80,0x00,0x1F,0xFF,0xE0,0x00,0x03,0xFF,0xF8, +0x00,0x03,0xFF,0xF8,0x00,0x00,0x0F,0xFF,0xC0,0x00, +0x7F,0xFE,0x00,0x00,0x00,0x3F,0xFE,0x00,0x07,0xFF, +0x80,0x00,0x00,0x01,0xFF,0xE0,0x00,0xFF,0xF0,0x00, +0x00,0x00,0x0F,0xFF,0x00,0x1F,0xFE,0x00,0x00,0x00, +0x00,0x7F,0xF0,0x01,0xFF,0xC0,0x00,0x00,0x00,0x03, +0xFF,0x80,0x3F,0xF8,0x00,0x00,0x00,0x00,0x1F,0xF8, +0x03,0xFF,0x00,0x00,0x00,0x00,0x01,0xFF,0xC0,0x7F, +0xF0,0x00,0x00,0x00,0x00,0x0F,0xFC,0x07,0xFE,0x00, +0x00,0x00,0x00,0x00,0xFF,0xC0,0xFF,0xE0,0x00,0x00, +0x00,0x00,0x07,0xFE,0x0F,0xFC,0x00,0x00,0x00,0x00, +0x00,0x7F,0x81,0xFF,0xC0,0x00,0x00,0x00,0x00,0x07, +0x80,0x93,0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x01, +0x4F,0xFC,0x00,0x00,0x00,0x00,0x00,0x00,0x03,0x3F, +0xF0,0x00,0x00,0x00,0x00,0x00,0x00,0x06,0xFF,0xE0, +0x00,0x00,0x07,0xFF,0xFF,0xFF,0xF7,0xFE,0x00,0x00, +0x00,0x7F,0xFF,0xFF,0xFF,0xB7,0xFE,0x00,0x00,0x00, +0x00,0x00,0x07,0xFF,0x07,0xFE,0x00,0x00,0x00,0x00, +0x00,0x0F,0xFC,0x7F,0xF0,0x00,0x00,0x00,0x00,0x00, +0xFF,0xE0,0x7F,0xE0,0x00,0x00,0x00,0x00,0x01,0xFF, +0x87,0xFF,0x00,0x00,0x00,0x00,0x00,0x1F,0xFC,0x07, +0xFF,0x00,0x00,0x00,0x00,0x00,0x3F,0xF0,0x3F,0xF8, +0x00,0x00,0x00,0x00,0x03,0xFF,0x01,0xFF,0xC0,0x00, +0x00,0x00,0x00,0x3F,0xF0,0x1F,0xFE,0x00,0x00,0x00, +0x00,0x0F,0xFF,0x00,0xFF,0xF0,0x00,0x00,0x00,0x01, +0xFF,0xF0,0x07,0xFF,0x80,0x00,0x00,0x00,0x7F,0xFF, +0x00,0x3F,0xFE,0x00,0x00,0x00,0x1F,0xFF,0xF0,0x03, +0xFF,0xF8,0x00,0x00,0x07,0xFF,0xFE,0x00,0x1F,0xFF, +0xF0,0x00,0x03,0xFF,0xFF,0xC0,0x00,0x7F,0xFF,0xF0, +0x03,0xFF,0xFF,0xF0,0x00,0x03,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFE,0x00,0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0xFF, +0x80,0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0xE0,0x00, +0x00,0x01,0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x00,0x00, +0x07,0xFF,0xFF,0xFF,0xFE,0x00,0x00,0x00,0x00,0x1F, +0xFF,0xFF,0xFF,0x80,0x00,0x00,0x00,0x00,0x3F,0xFF, +0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0x00, +0x00,0x00,0x0E,0x24,0x20,0x04,0x8D,0xFF,0xC0,0x00, +0x00,0x00,0x03,0xFF,0xDF,0xFC,0x00,0x00,0x00,0x00, +0x3F,0xFD,0xFF,0xC0,0x00,0x00,0x00,0x03,0xFF,0xDF, +0xFC,0x00,0x00,0x00,0x00,0x3F,0xF8,0xFF,0xC0,0x00, +0x00,0x00,0x03,0xFF,0xDF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xF7,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFE,0xFF, +0xE0,0x00,0x00,0x00,0x01,0xFF,0xEF,0xFE,0x00,0x00, +0x00,0x00,0x1F,0xFE,0xFF,0xE0,0x00,0x00,0x00,0x01, +0xFF,0xEF,0xFE,0x00,0x00,0x00,0x00,0x1F,0xFE,0x7F, +0xE0,0x00,0x00,0x00,0x01,0xFF,0x80,0x02,0xA4,0x24, +0x01,0xCD,0xFF,0xF7,0xFF,0xDF,0xFF,0x7F,0xFD,0xFF, +0xF7,0xFF,0xDF,0xFF,0x7F,0xFD,0xFF,0xF7,0xFF,0x8F, +0xFC,0x09,0xE4,0x8F,0xFB,0x2D,0x00,0x00,0x00,0x07, +0xFF,0xA0,0x00,0x00,0x00,0xFF,0xF4,0x00,0x00,0x00, +0x1F,0xFE,0x80,0x00,0x00,0x03,0xFF,0xD0,0x00,0x00, +0x00,0x7F,0xFA,0x00,0x00,0x00,0x0F,0xFF,0x40,0x00, +0x00,0x01,0xFF,0x80,0x00,0x00,0x01,0xFF,0x80,0xF0, +0x00,0x01,0xFF,0xDF,0xFE,0x00,0x00,0x3F,0xF7,0xFF, +0x00,0x00,0x3F,0xF7,0xFF,0x00,0x00,0x7F,0xE8,0x7F, +0xE0,0x00,0x0F,0xFC,0x7F,0xF0,0x00,0x1F,0xFC,0x7F, +0xF0,0x00,0x1F,0xF8,0x3F,0xF8,0x00,0x3F,0xF8,0x3F, +0xFC,0x00,0x7F,0xF8,0x1F,0xFF,0x01,0xFF,0xF0,0x1F, +0xFF,0xFF,0xFF,0xE0,0x0F,0xFF,0xFF,0xFF,0xE0,0x07, +0xFF,0xFF,0xFF,0xC0,0x03,0xFF,0xFF,0xFF,0x80,0x01, +0xFF,0xFF,0xFE,0x00,0x00,0xFF,0xFF,0xFC,0x00,0x00, +0x3F,0xFF,0xF0,0x00,0x00,0x03,0xFF,0x00,0x00,0x0E, +0xE4,0x20,0x04,0x37,0xFE,0x00,0x00,0x00,0x00,0xFF, +0xFC,0x7F,0xE0,0x00,0x00,0x00,0x1F,0xFF,0x87,0xFE, +0x00,0x00,0x00,0x03,0xFF,0xF0,0x7F,0xE0,0x00,0x00, +0x00,0x7F,0xFE,0x07,0xFE,0x00,0x00,0x00,0x0F,0xFF, +0xC0,0x7F,0xE0,0x00,0x00,0x01,0xFF,0xF8,0x07,0xFE, +0x00,0x00,0x00,0x3F,0xFF,0x00,0x7F,0xE0,0x00,0x00, +0x07,0xFF,0xE0,0x07,0xFE,0x00,0x00,0x00,0xFF,0xFC, +0x00,0x7F,0xE0,0x00,0x00,0x1F,0xFF,0x80,0x07,0xFE, +0x00,0x00,0x03,0xFF,0xF0,0x00,0x7F,0xE0,0x00,0x00, +0x7F,0xFE,0x00,0x07,0xFE,0x00,0x00,0x0F,0xFF,0xC0, +0x00,0x7F,0xE0,0x00,0x01,0xFF,0xF8,0x00,0x07,0xFE, +0x00,0x00,0x3F,0xFF,0x00,0x00,0x7F,0xE0,0x00,0x07, +0xFF,0xE0,0x00,0x07,0xFE,0x00,0x00,0xFF,0xFC,0x00, +0x00,0x7F,0xE0,0x00,0x1F,0xFF,0x80,0x00,0x07,0xFE, +0x00,0x03,0xFF,0xF0,0x00,0x00,0x7F,0xE0,0x00,0x7F, +0xFE,0x00,0x00,0x07,0xFE,0x00,0x0F,0xFF,0xC0,0x00, +0x00,0x7F,0xE0,0x01,0xFF,0xF8,0x00,0x00,0x07,0xFE, +0x00,0x3F,0xFF,0x00,0x00,0x00,0x7F,0xE0,0x07,0xFF, +0xE0,0x00,0x00,0x07,0xFE,0x00,0xFF,0xFC,0x00,0x00, +0x00,0x7F,0xE0,0x1F,0xFF,0x80,0x00,0x00,0x07,0xFE, +0x03,0xFF,0xF0,0x00,0x00,0x00,0x7F,0xE0,0x7F,0xFE, +0x00,0x00,0x00,0x07,0xFE,0x0F,0xFF,0xC0,0x00,0x00, +0x00,0x7F,0xE1,0xFF,0xF8,0x00,0x00,0x00,0x07,0xFE, +0x3F,0xFF,0x80,0x00,0x00,0x00,0x7F,0xE7,0xFF,0xFC, +0x00,0x00,0x00,0x07,0xFE,0xFF,0xFF,0xC0,0x00,0x00, +0x00,0x7F,0xFF,0xFF,0xFE,0x00,0x00,0x00,0x07,0xFF, +0xFF,0xFF,0xF0,0x00,0x00,0x00,0x8F,0xFF,0xFF,0xFF, +0xF0,0x00,0x00,0x00,0xFF,0xFF,0xF7,0xFF,0x80,0x00, +0x00,0x0F,0xFF,0xFE,0x3F,0xFC,0x00,0x00,0x00,0xFF, +0xFF,0xC3,0xFF,0xE0,0x00,0x00,0x0F,0xFF,0xF8,0x1F, +0xFE,0x00,0x00,0x00,0xFF,0xFF,0x00,0xFF,0xF0,0x00, +0x00,0x0F,0xFF,0xE0,0x07,0xFF,0x80,0x00,0x00,0xFF, +0xFC,0x00,0x7F,0xFC,0x00,0x00,0x0F,0xFF,0x80,0x03, +0xFF,0xC0,0x00,0x00,0xFF,0xF0,0x00,0x1F,0xFE,0x00, +0x00,0x0F,0xFE,0x00,0x00,0xFF,0xF0,0x00,0x00,0xFF, +0xC0,0x00,0x0F,0xFF,0x80,0x00,0x0F,0xFC,0x00,0x00, +0x7F,0xF8,0x00,0x00,0xFF,0xC0,0x00,0x03,0xFF,0xC0, +0x00,0x0F,0xFC,0x00,0x00,0x1F,0xFE,0x00,0x00,0xFF, +0xC0,0x00,0x01,0xFF,0xF0,0x00,0x0F,0xFC,0x00,0x00, +0x0F,0xFF,0x00,0x00,0xFF,0xC0,0x00,0x00,0x7F,0xF8, +0x00,0x0F,0xFC,0x00,0x00,0x03,0xFF,0xC0,0x00,0xFF, +0xC0,0x00,0x00,0x3F,0xFE,0x00,0x0F,0xFC,0x00,0x00, +0x01,0xFF,0xE0,0x00,0xFF,0xC0,0x00,0x00,0x0F,0xFF, +0x00,0x0F,0xFC,0x00,0x00,0x00,0x7F,0xF8,0x00,0xFF, +0xC0,0x00,0x00,0x07,0xFF,0xC0,0x0F,0xFC,0x00,0x00, +0x00,0x3F,0xFC,0x00,0xFF,0xC0,0x00,0x00,0x01,0xFF, +0xE0,0x0F,0xFC,0x00,0x00,0x00,0x0F,0xFF,0x00,0xFF, +0xC0,0x00,0x00,0x00,0xFF,0xF8,0x0F,0xFC,0x00,0x00, +0x00,0x07,0xFF,0x80,0xFF,0xC0,0x00,0x00,0x00,0x3F, +0xFC,0x0F,0xFC,0x00,0x00,0x00,0x01,0xFF,0xE0,0xFF, +0xC0,0x00,0x00,0x00,0x1F,0xFF,0x0F,0xFC,0x00,0x00, +0x00,0x00,0xFF,0xF0,0xFF,0xC0,0x00,0x00,0x00,0x07, +0xFF,0x8F,0xFC,0x00,0x00,0x00,0x00,0x3F,0xFC,0xFF, +0xC0,0x00,0x00,0x00,0x03,0xFF,0xE0,0x0B,0x64,0x20, +0x03,0x8D,0xFF,0xC0,0x00,0x00,0x00,0x06,0xFF,0xE0, +0x00,0x00,0x00,0x03,0x7F,0xF0,0x00,0x00,0x00,0x01, +0xBF,0xF8,0x00,0x00,0x00,0x00,0xDF,0xFC,0x00,0x00, +0x00,0x00,0x6F,0xFE,0x00,0x00,0x00,0x00,0x37,0xFF, +0x00,0x00,0x00,0x00,0x1B,0xFF,0x80,0x00,0x00,0x00, +0x0D,0xFF,0xC0,0x00,0x00,0x00,0x03,0xFF,0x00,0x00, +0x00,0x00,0x1B,0xFF,0xFF,0xFF,0xFF,0xFF,0xF7,0xFF, +0xFF,0xFF,0xFF,0xFF,0xC0,0x11,0x64,0x1C,0x05,0x38, +0xFF,0xFE,0x00,0x00,0x00,0x00,0x03,0xFF,0xFC,0xFF, +0xFF,0x80,0x00,0x00,0x00,0x03,0xFF,0xFE,0x7F,0xFF, +0xE0,0x00,0x00,0x00,0x03,0xFF,0xFF,0x3F,0xFF,0xF8, +0x00,0x00,0x00,0x03,0xFF,0xFF,0x7F,0xFF,0xF0,0x00, +0x00,0x00,0x0F,0xFF,0xFD,0xFF,0xFF,0xC0,0x00,0x00, +0x00,0x7F,0xFF,0xF7,0xFE,0xFF,0x00,0x00,0x00,0x01, +0xFE,0xFF,0xDF,0xFB,0xFE,0x00,0x00,0x00,0x07,0xFB, +0xFF,0x7F,0xEF,0xF8,0x00,0x00,0x00,0x3F,0xEF,0xFD, +0xFF,0x9F,0xE0,0x00,0x00,0x00,0xFF,0x3F,0xF7,0xFE, +0x7F,0xC0,0x00,0x00,0x03,0xFC,0xFF,0xDF,0xF9,0xFF, +0x00,0x00,0x00,0x1F,0xF3,0xFF,0x8F,0xFC,0x7F,0x80, +0x00,0x00,0x0F,0xF1,0xFF,0xBF,0xF1,0xFF,0x00,0x00, +0x00,0x7F,0xC7,0xFF,0x1F,0xF8,0x7F,0x80,0x00,0x00, +0x3F,0xC3,0xFF,0x7F,0xE1,0xFF,0x00,0x00,0x01,0xFF, +0x0F,0xFE,0x3F,0xF0,0x7F,0x80,0x00,0x00,0xFF,0x07, +0xFE,0xFF,0xC1,0xFF,0x00,0x00,0x07,0xFC,0x1F,0xFC, +0x7F,0xE0,0x7F,0x80,0x00,0x03,0xFC,0x0F,0xFD,0xFF, +0x81,0xFF,0x00,0x00,0x1F,0xF0,0x3F,0xF8,0xFF,0xC0, +0x7F,0x80,0x00,0x0F,0xF0,0x1F,0xFB,0xFF,0x01,0xFF, +0x00,0x00,0x7F,0xC0,0x7F,0xEF,0xFC,0x07,0xFC,0x00, +0x01,0xFE,0x01,0xFF,0xBF,0xF0,0x0F,0xF0,0x00,0x07, +0xF8,0x07,0xFF,0x1F,0xF8,0x07,0xFC,0x00,0x07,0xFC, +0x03,0xFF,0x7F,0xE0,0x0F,0xF0,0x00,0x1F,0xE0,0x0F, +0xFE,0x3F,0xF0,0x07,0xFC,0x00,0x1F,0xF0,0x07,0xFE, +0xFF,0xC0,0x0F,0xF0,0x00,0x7F,0x80,0x1F,0xFC,0x7F, +0xE0,0x07,0xFC,0x00,0x7F,0xC0,0x0F,0xFD,0xFF,0x80, +0x0F,0xF0,0x01,0xFE,0x00,0x3F,0xF8,0xFF,0xC0,0x07, +0xFC,0x01,0xFF,0x00,0x1F,0xFB,0xFF,0x00,0x0F,0xF0, +0x07,0xF8,0x00,0x7F,0xEF,0xFC,0x00,0x3F,0xC0,0x3F, +0xE0,0x01,0xFF,0xBF,0xF0,0x00,0xFF,0x80,0xFF,0x80, +0x07,0xFF,0x1F,0xF8,0x00,0x3F,0xC0,0x7F,0x80,0x03, +0xFF,0x7F,0xE0,0x00,0xFF,0x83,0xFE,0x00,0x0F,0xFE, +0x3F,0xF0,0x00,0x3F,0xC1,0xFE,0x00,0x07,0xFE,0xFF, +0xC0,0x00,0xFF,0x8F,0xF8,0x00,0x1F,0xFB,0xFF,0x00, +0x03,0xFE,0x3F,0xC0,0x00,0x7F,0xEF,0xFC,0x00,0x07, +0xF8,0xFF,0x00,0x01,0xFF,0xBF,0xF0,0x00,0x1F,0xF7, +0xFC,0x00,0x07,0xFE,0xFF,0xC0,0x00,0x7F,0xDF,0xE0, +0x00,0x1F,0xFB,0xFF,0x00,0x00,0xFF,0x7F,0x80,0x00, +0x7F,0xF1,0xFF,0x80,0x00,0x7F,0xFF,0xC0,0x00,0x3F, +0xF9,0xFF,0xC0,0x00,0x1F,0xFF,0xC0,0x00,0x1F,0xFC, +0xFF,0xE0,0x00,0x07,0xFF,0xC0,0x00,0x0F,0xFE,0x7F, +0xF0,0x00,0x01,0xFF,0xC0,0x00,0x07,0xFE,0x0E,0x24, +0x20,0x04,0x87,0xFF,0x00,0x00,0x00,0x00,0x1F,0xFC, +0x7F,0xF8,0x00,0x00,0x00,0x01,0xFF,0xBF,0xFE,0x00, +0x00,0x00,0x00,0xFF,0xE3,0xFF,0xF0,0x00,0x00,0x00, +0x0F,0xFE,0x3F,0xFF,0x80,0x00,0x00,0x00,0xFF,0xDF, +0xFF,0xE0,0x00,0x00,0x00,0x7F,0xF1,0xFF,0xFF,0x00, +0x00,0x00,0x07,0xFE,0xFF,0xFF,0xC0,0x00,0x00,0x03, +0xFF,0x8F,0xFF,0xFE,0x00,0x00,0x00,0x3F,0xF7,0xFF, +0xFF,0x80,0x00,0x00,0x1F,0xFC,0x7F,0xFF,0xFC,0x00, +0x00,0x01,0xFF,0xBF,0xFF,0xFF,0x00,0x00,0x00,0xFF, +0xE3,0xFF,0x7F,0xF8,0x00,0x00,0x0F,0xFD,0xFF,0x9F, +0xFE,0x00,0x00,0x07,0xFF,0x1F,0xF8,0xFF,0xF0,0x00, +0x00,0x7F,0xEF,0xFC,0x3F,0xFC,0x00,0x00,0x3F,0xF7, +0xFE,0x1F,0xFF,0x00,0x00,0x1F,0xFB,0xFF,0x07,0xFF, +0x80,0x00,0x0F,0xFD,0xFF,0x81,0xFF,0xE0,0x00,0x07, +0xFE,0xFF,0xC0,0xFF,0xF8,0x00,0x03,0xFF,0x7F,0xE0, +0x3F,0xFC,0x00,0x01,0xFF,0xC7,0xFE,0x01,0xFF,0xE0, +0x00,0x1F,0xFB,0xFF,0x00,0x7F,0xF8,0x00,0x0F,0xFE, +0x3F,0xF0,0x03,0xFF,0xC0,0x00,0xFF,0xDF,0xF8,0x00, +0xFF,0xF0,0x00,0x7F,0xF1,0xFF,0x80,0x07,0xFF,0x80, +0x07,0xFE,0xFF,0xC0,0x01,0xFF,0xE0,0x03,0xFF,0x8F, +0xFC,0x00,0x0F,0xFF,0x00,0x3F,0xF7,0xFE,0x00,0x03, +0xFF,0xC0,0x1F,0xFC,0x7F,0xE0,0x00,0x1F,0xFE,0x01, +0xFF,0xBF,0xF0,0x00,0x07,0xFF,0x80,0xFF,0xDF,0xF8, +0x00,0x03,0xFF,0xE0,0x7F,0xEF,0xFC,0x00,0x00,0xFF, +0xF0,0x3F,0xF7,0xFE,0x00,0x00,0x3F,0xFC,0x1F,0xFB, +0xFF,0x00,0x00,0x1F,0xFF,0x0F,0xFD,0xFF,0x80,0x00, +0x07,0xFF,0x87,0xFF,0x1F,0xF8,0x00,0x00,0x3F,0xFC, +0x7F,0xEF,0xFC,0x00,0x00,0x0F,0xFF,0x3F,0xF8,0xFF, +0xC0,0x00,0x00,0x7F,0xFB,0xFF,0x7F,0xE0,0x00,0x00, +0x1F,0xFF,0xFF,0xC7,0xFE,0x00,0x00,0x00,0xFF,0xFF, +0xFB,0xFF,0x00,0x00,0x00,0x3F,0xFF,0xFE,0x3F,0xF0, +0x00,0x00,0x01,0xFF,0xFF,0xDF,0xF8,0x00,0x00,0x00, +0x7F,0xFF,0xF1,0xFF,0x80,0x00,0x00,0x03,0xFF,0xFE, +0xFF,0xC0,0x00,0x00,0x00,0xFF,0xFF,0x8F,0xFC,0x00, +0x00,0x00,0x07,0xFF,0xF8,0xFF,0xC0,0x00,0x00,0x00, +0x3F,0xFF,0x7F,0xE0,0x00,0x00,0x00,0x0F,0xFF,0xC7, +0xFE,0x00,0x00,0x00,0x00,0x7F,0xFB,0xFF,0x00,0x00, +0x00,0x00,0x1F,0xFC,0x11,0x25,0x17,0xFC,0xE0,0x00, +0x00,0x00,0x7F,0xF8,0x00,0x00,0x00,0x00,0x00,0x00, +0x7F,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF, +0xFF,0xFC,0x00,0x00,0x00,0x00,0x03,0xFF,0xFF,0xFF, +0xF8,0x00,0x00,0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xF0, +0x00,0x00,0x00,0x07,0xFF,0xFF,0xFF,0xFF,0xE0,0x00, +0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0x80,0x00,0x00, +0x0F,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x00,0x00,0xFF, +0xFF,0xC0,0x0F,0xFF,0xFC,0x00,0x00,0x0F,0xFF,0xF0, +0x00,0x0F,0xFF,0xF0,0x00,0x00,0xFF,0xFC,0x00,0x00, +0x0F,0xFF,0xC0,0x00,0x0F,0xFF,0x80,0x00,0x00,0x3F, +0xFF,0x00,0x00,0xFF,0xF8,0x00,0x00,0x00,0x7F,0xF8, +0x00,0x07,0xFF,0x80,0x00,0x00,0x01,0xFF,0xE0,0x00, +0x7F,0xF8,0x00,0x00,0x00,0x07,0xFF,0x80,0x07,0xFF, +0x80,0x00,0x00,0x00,0x1F,0xFC,0x00,0x3F,0xF8,0x00, +0x00,0x00,0x00,0x7F,0xF0,0x03,0xFF,0x80,0x00,0x00, +0x00,0x01,0xFF,0xC0,0x1F,0xF8,0x00,0x00,0x00,0x00, +0x0F,0xFE,0x01,0xFF,0xC0,0x00,0x00,0x00,0x00,0x3F, +0xF8,0x0F,0xFC,0x00,0x00,0x00,0x00,0x01,0xFF,0xC0, +0x7F,0xE0,0x00,0x00,0x00,0x00,0x07,0xFE,0x07,0xFE, +0x00,0x00,0x00,0x00,0x00,0x3F,0xF9,0x07,0xFE,0x00, +0x00,0x00,0x00,0x00,0x1F,0xF8,0x7F,0xE0,0x00,0x00, +0x00,0x00,0x00,0xFF,0xEA,0x7F,0xE0,0x00,0x00,0x00, +0x00,0x00,0x7F,0xED,0xFF,0xC0,0x00,0x00,0x00,0x00, +0x00,0x3F,0xFD,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00, +0x3F,0xF3,0xFE,0x00,0x00,0x00,0x00,0x00,0x03,0xFF, +0x53,0xFF,0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0x49, +0xFF,0x80,0x00,0x00,0x00,0x00,0x07,0xFE,0x40,0xFF, +0xC0,0x00,0x00,0x00,0x00,0x0F,0xFC,0x07,0xFF,0x00, +0x00,0x00,0x00,0x00,0xFF,0xE0,0x1F,0xF8,0x00,0x00, +0x00,0x00,0x0F,0xFE,0x00,0xFF,0xE0,0x00,0x00,0x00, +0x00,0x7F,0xF0,0x03,0xFF,0x80,0x00,0x00,0x00,0x07, +0xFF,0x00,0x1F,0xFE,0x00,0x00,0x00,0x00,0x7F,0xF8, +0x00,0x7F,0xF8,0x00,0x00,0x00,0x07,0xFF,0x80,0x01, +0xFF,0xE0,0x00,0x00,0x00,0x7F,0xF8,0x00,0x07,0xFF, +0x80,0x00,0x00,0x07,0xFF,0xC0,0x00,0x3F,0xFE,0x00, +0x00,0x00,0x7F,0xFC,0x00,0x00,0xFF,0xFC,0x00,0x00, +0x0F,0xFF,0xC0,0x00,0x03,0xFF,0xF8,0x00,0x01,0xFF, +0xFC,0x00,0x00,0x0F,0xFF,0xFC,0x00,0xFF,0xFF,0xC0, +0x00,0x00,0x3F,0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x00, +0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x01, +0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x00,0x00,0x03,0xFF, +0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x0F,0xFF,0xFF, +0xFF,0xF0,0x00,0x00,0x00,0x00,0x0F,0xFF,0xFF,0xFC, +0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0xFF,0x00,0x00, +0x00,0x00,0x00,0x00,0x07,0xFF,0x80,0x00,0x00,0x00, +0x0D,0xA4,0x20,0x04,0x37,0xFF,0xFF,0xFF,0xFF,0x80, +0x00,0x0F,0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x1F,0xFF, +0xFF,0xFF,0xFF,0xFE,0x00,0x3F,0xFF,0xFF,0xFF,0xFF, +0xFE,0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0x01,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x07, +0xFE,0x00,0x00,0x00,0xFF,0xFE,0x0F,0xFC,0x00,0x00, +0x00,0x3F,0xFE,0x1F,0xF8,0x00,0x00,0x00,0x1F,0xFE, +0x3F,0xF0,0x00,0x00,0x00,0x1F,0xFC,0x7F,0xE0,0x00, +0x00,0x00,0x3F,0xFC,0xFF,0xC0,0x00,0x00,0x00,0x3F, +0xFA,0x3F,0xF0,0x00,0x00,0x00,0x07,0xFE,0x7F,0xE0, +0x00,0x00,0x00,0x0F,0xFF,0xBF,0xF8,0x00,0x00,0x00, +0x01,0xFF,0xBF,0xF0,0x00,0x00,0x00,0x03,0xFF,0x7F, +0xE0,0x00,0x00,0x00,0x0F,0xFF,0x1F,0xF8,0x00,0x00, +0x00,0x03,0xFF,0x3F,0xF0,0x00,0x00,0x00,0x0F,0xFE, +0x7F,0xE0,0x00,0x00,0x00,0x3F,0xF8,0xFF,0xC0,0x00, +0x00,0x00,0xFF,0xF1,0xFF,0x80,0x00,0x00,0x03,0xFF, +0xC3,0xFF,0x00,0x00,0x00,0x1F,0xFF,0x87,0xFE,0x00, +0x00,0x01,0xFF,0xFE,0x11,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0xFC,0x07,0xFF, +0xFF,0xFF,0xFF,0xFF,0xE0,0x0F,0xFF,0xFF,0xFF,0xFF, +0xFF,0x80,0x1F,0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x3F, +0xFF,0xFF,0xFF,0xFF,0xC0,0x00,0x7F,0xFF,0xFF,0xFF, +0xF0,0x00,0x01,0xBF,0xF8,0x00,0x00,0x00,0x00,0x00, +0x6F,0xFE,0x00,0x00,0x00,0x00,0x00,0x1B,0xFF,0x80, +0x00,0x00,0x00,0x00,0x06,0xFF,0xE0,0x00,0x00,0x00, +0x00,0x01,0x1F,0xF8,0x00,0x00,0x00,0x00,0x00,0x00, +0x11,0x27,0x17,0xDC,0xE0,0x00,0x00,0x00,0xFF,0xF0, +0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0xF8,0x00, +0x00,0x00,0x00,0x00,0x1F,0xFF,0xFF,0xF8,0x00,0x00, +0x00,0x00,0x03,0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x00, +0x00,0x7F,0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x00,0x0F, +0xFF,0xFF,0xFF,0xFF,0x80,0x00,0x00,0x00,0xFF,0xFF, +0xFF,0xFF,0xFF,0x00,0x00,0x00,0x0F,0xFF,0xFF,0xFF, +0xFF,0xFC,0x00,0x00,0x00,0xFF,0xFF,0x80,0x1F,0xFF, +0xF0,0x00,0x00,0x0F,0xFF,0xE0,0x00,0x1F,0xFF,0xC0, +0x00,0x00,0xFF,0xFC,0x00,0x00,0x3F,0xFF,0x00,0x00, +0x0F,0xFF,0x80,0x00,0x00,0x7F,0xFC,0x00,0x00,0xFF, +0xF8,0x00,0x00,0x01,0xFF,0xF0,0x00,0x07,0xFF,0x00, +0x00,0x00,0x07,0xFF,0x80,0x00,0x7F,0xF0,0x00,0x00, +0x00,0x1F,0xFE,0x00,0x07,0xFF,0x00,0x00,0x00,0x00, +0x7F,0xF8,0x00,0x3F,0xF8,0x00,0x00,0x00,0x01,0xFF, +0xC0,0x03,0xFF,0x80,0x00,0x00,0x00,0x07,0xFF,0x00, +0x1F,0xF8,0x00,0x00,0x00,0x00,0x1F,0xF8,0x01,0xFF, +0xC0,0x00,0x00,0x00,0x00,0xFF,0xE0,0x81,0xFF,0x80, +0x00,0x00,0x00,0x00,0x7F,0xE0,0x93,0xFF,0x00,0x00, +0x00,0x00,0x00,0x3F,0xF0,0xB7,0xFE,0x00,0x00,0x00, +0x00,0x00,0x1F,0xF8,0xDF,0xFC,0x00,0x00,0x00,0x00, +0x00,0x0F,0xFC,0xDF,0xFC,0x00,0x00,0x00,0x00,0x00, +0x0F,0xFC,0xB7,0xFE,0x00,0x00,0x00,0x00,0x00,0x1F, +0xF8,0x93,0xFF,0x00,0x00,0x00,0x00,0x00,0x3F,0xF0, +0x0F,0xFC,0x00,0x00,0x00,0x00,0x03,0xFF,0x00,0x7F, +0xE0,0x00,0x00,0x60,0x00,0x1F,0xF8,0x03,0xFF,0x80, +0x00,0x03,0xC0,0x01,0xFF,0xC0,0x0F,0xFC,0x00,0x00, +0x1F,0xC0,0x0F,0xFC,0x00,0x7F,0xF0,0x00,0x01,0xFF, +0x00,0xFF,0xE0,0x01,0xFF,0xC0,0x00,0x0F,0xFE,0x0F, +0xFE,0x00,0x0F,0xFE,0x00,0x00,0x7F,0xF8,0xFF,0xF0, +0x00,0x3F,0xF8,0x00,0x07,0xFF,0xF7,0xFF,0x00,0x00, +0xFF,0xE0,0x00,0x0F,0xFF,0xFF,0xF0,0x00,0x07,0xFF, +0xC0,0x00,0x0F,0xFF,0xFF,0x00,0x00,0x1F,0xFF,0x00, +0x00,0x3F,0xFF,0xF8,0x00,0x00,0x7F,0xFE,0x00,0x00, +0x7F,0xFF,0x80,0x00,0x01,0xFF,0xFC,0x00,0x03,0xFF, +0xF8,0x00,0x00,0x07,0xFF,0xFC,0x00,0xFF,0xFF,0x80, +0x00,0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x00, +0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0xFE,0x00,0x00,0x01, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x00,0x03,0xFF, +0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x00,0x07,0xFF,0xFF, +0xFF,0xF7,0xFF,0xF0,0x00,0x00,0x0F,0xFF,0xFF,0xFE, +0x1F,0xFF,0xE0,0x00,0x00,0x0F,0xFF,0xFF,0x80,0x7F, +0xFF,0x80,0x00,0x00,0x07,0xFF,0x80,0x00,0xFF,0xF8, +0x00,0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xC0,0x00, +0x00,0x00,0x00,0x00,0x00,0x03,0xFC,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x07,0xE0,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x0E,0x00,0x0F,0x64,0x20,0x04,0x87, +0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x00,0x1F,0xFF,0xFF, +0xFF,0xFF,0xFE,0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xFF, +0xFF,0x00,0x01,0xFF,0xFF,0xFF,0xFF,0xFF,0xFE,0x00, +0x07,0xFF,0xFF,0xFF,0xFF,0xFF,0xFE,0x00,0x1F,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x8F,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0x00,0x3F,0xF0,0x00,0x00,0x01,0xFF, +0xFE,0x00,0xFF,0xC0,0x00,0x00,0x00,0xFF,0xFC,0x03, +0xFF,0x00,0x00,0x00,0x00,0xFF,0xF0,0x0F,0xFC,0x00, +0x00,0x00,0x01,0xFF,0xC0,0x47,0xFE,0x00,0x00,0x00, +0x00,0x7F,0xF0,0x1F,0xF8,0x00,0x00,0x00,0x00,0xFF, +0xC0,0x7F,0xE0,0x00,0x00,0x00,0x03,0xFF,0x83,0x7F, +0xF0,0x00,0x00,0x00,0x00,0xFF,0xC0,0xFF,0xC0,0x00, +0x00,0x00,0x07,0xFF,0x04,0x7F,0xE0,0x00,0x00,0x00, +0x03,0xFF,0x01,0xFF,0x80,0x00,0x00,0x00,0x1F,0xFC, +0x08,0xFF,0xC0,0x00,0x00,0x00,0x1F,0xFC,0x03,0xFF, +0x00,0x00,0x00,0x01,0xFF,0xE0,0x0F,0xFC,0x00,0x00, +0x00,0x0F,0xFF,0x80,0x3F,0xF0,0x00,0x00,0x03,0xFF, +0xFC,0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xE0,0x03, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x0F,0xFF,0xFF, +0xFF,0xFF,0xFF,0xF8,0x00,0x3F,0xFF,0xFF,0xFF,0xFF, +0xFF,0x80,0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFC,0x00, +0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0x80,0x00,0x0F,0xFF, +0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x3F,0xFF,0xFF,0xFF, +0xFF,0x00,0x00,0x00,0xFF,0xC0,0x00,0x3F,0xFE,0x00, +0x00,0x03,0xFF,0x00,0x00,0x1F,0xFE,0x00,0x00,0x0F, +0xFC,0x00,0x00,0x3F,0xFC,0x00,0x00,0x3F,0xF0,0x00, +0x00,0x7F,0xF8,0x00,0x00,0xFF,0xC0,0x00,0x00,0xFF, +0xF0,0x00,0x03,0xFF,0x00,0x00,0x01,0xFF,0xE0,0x00, +0x0F,0xFC,0x00,0x00,0x03,0xFF,0xC0,0x00,0x3F,0xF0, +0x00,0x00,0x07,0xFF,0x00,0x00,0xFF,0xC0,0x00,0x00, +0x0F,0xFE,0x00,0x03,0xFF,0x00,0x00,0x00,0x3F,0xFC, +0x00,0x0F,0xFC,0x00,0x00,0x00,0x7F,0xF8,0x00,0x3F, +0xF0,0x00,0x00,0x00,0xFF,0xE0,0x00,0xFF,0xC0,0x00, +0x00,0x03,0xFF,0xC0,0x03,0xFF,0x00,0x00,0x00,0x07, +0xFF,0x00,0x0F,0xFC,0x00,0x00,0x00,0x0F,0xFE,0x00, +0x3F,0xF0,0x00,0x00,0x00,0x3F,0xFC,0x00,0xFF,0xC0, +0x00,0x00,0x00,0x7F,0xF0,0x03,0xFF,0x00,0x00,0x00, +0x01,0xFF,0xE0,0x0F,0xFC,0x00,0x00,0x00,0x03,0xFF, +0x80,0x3F,0xF0,0x00,0x00,0x00,0x07,0xFF,0x00,0xFF, +0xC0,0x00,0x00,0x00,0x1F,0xFE,0x03,0xFF,0x00,0x00, +0x00,0x00,0x3F,0xF8,0x0F,0xFC,0x00,0x00,0x00,0x00, +0xFF,0xF0,0x3F,0xF0,0x00,0x00,0x00,0x01,0xFF,0xE0, +0xFF,0xC0,0x00,0x00,0x00,0x03,0xFF,0x83,0xFF,0x00, +0x00,0x00,0x00,0x0F,0xFF,0x0F,0xFC,0x00,0x00,0x00, +0x00,0x1F,0xFC,0x3F,0xF0,0x00,0x00,0x00,0x00,0x7F, +0xF8,0xFF,0xC0,0x00,0x00,0x00,0x00,0xFF,0xF3,0xFF, +0x00,0x00,0x00,0x00,0x01,0xFF,0xCF,0xFC,0x00,0x00, +0x00,0x00,0x07,0xFF,0xBF,0xF0,0x00,0x00,0x00,0x00, +0x0F,0xFE,0x0E,0x65,0x17,0xFC,0x30,0x00,0x00,0x1F, +0xFF,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0xFC,0x00, +0x00,0x00,0x00,0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x00, +0xFF,0xFF,0xFF,0xFE,0x00,0x00,0x00,0xFF,0xFF,0xFF, +0xFF,0xE0,0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xFC,0x00, +0x00,0x3F,0xFF,0xFF,0xFF,0xFF,0xC0,0x00,0x1F,0xFF, +0xFF,0xFF,0xFF,0xF8,0x00,0x0F,0xFF,0xF0,0x01,0xFF, +0xFE,0x00,0x07,0xFF,0xE0,0x00,0x0F,0xFF,0xC0,0x03, +0xFF,0xE0,0x00,0x00,0xFF,0xF8,0x00,0xFF,0xE0,0x00, +0x00,0x0F,0xFE,0x08,0x0F,0xFE,0x00,0x00,0x00,0x3F, +0xF8,0x03,0xFF,0x00,0x00,0x00,0x07,0xFF,0x01,0xFF, +0xC0,0x00,0x00,0x00,0xFF,0xC0,0x7F,0xE0,0x00,0x00, +0x00,0x3F,0xF0,0x1F,0xF8,0x00,0x00,0x00,0x0F,0xFE, +0x48,0xFF,0xC0,0x00,0x00,0x00,0x3F,0xF0,0x3F,0xF0, +0x00,0x00,0x00,0x00,0x00,0x81,0xFF,0xC0,0x00,0x00, +0x00,0x00,0x00,0x3F,0xF8,0x00,0x00,0x00,0x00,0x00, +0x0F,0xFF,0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xE0, +0x00,0x00,0x00,0x00,0x00,0x7F,0xFE,0x00,0x00,0x00, +0x00,0x00,0x1F,0xFF,0xF0,0x00,0x00,0x00,0x00,0x03, +0xFF,0xFF,0x80,0x00,0x00,0x00,0x00,0x7F,0xFF,0xFE, +0x00,0x00,0x00,0x00,0x0F,0xFF,0xFF,0xF8,0x00,0x00, +0x00,0x01,0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x00,0x3F, +0xFF,0xFF,0xFF,0x00,0x00,0x00,0x03,0xFF,0xFF,0xFF, +0xF8,0x00,0x00,0x00,0x3F,0xFF,0xFF,0xFF,0x80,0x00, +0x00,0x03,0xFF,0xFF,0xFF,0xF8,0x00,0x00,0x00,0x1F, +0xFF,0xFF,0xFF,0x80,0x00,0x00,0x00,0xFF,0xFF,0xFF, +0xF0,0x00,0x00,0x00,0x03,0xFF,0xFF,0xFE,0x00,0x00, +0x00,0x00,0x1F,0xFF,0xFF,0xC0,0x00,0x00,0x00,0x00, +0x7F,0xFF,0xF8,0x00,0x00,0x00,0x00,0x03,0xFF,0xFF, +0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0xE0,0x00,0x00, +0x00,0x00,0x01,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00, +0x1F,0xFF,0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xC0, +0x00,0x00,0x00,0x00,0x00,0x7F,0xF4,0x7F,0xE0,0x00, +0x00,0x00,0x01,0xFF,0xDF,0xF8,0x00,0x00,0x00,0x00, +0x3F,0xF8,0xFF,0xE0,0x00,0x00,0x00,0x01,0xFF,0xC3, +0xFF,0x00,0x00,0x00,0x00,0x0F,0xFC,0xFF,0xE0,0x00, +0x00,0x00,0x03,0xFF,0x3F,0xF8,0x00,0x00,0x00,0x01, +0xFF,0xE0,0xFF,0xE0,0x00,0x00,0x00,0x0F,0xFC,0x1F, +0xFC,0x00,0x00,0x00,0x07,0xFF,0x07,0xFF,0x80,0x00, +0x00,0x03,0xFF,0x80,0xFF,0xF0,0x00,0x00,0x01,0xFF, +0xE0,0x3F,0xFF,0x00,0x00,0x00,0xFF,0xF0,0x07,0xFF, +0xE0,0x00,0x00,0x7F,0xFC,0x00,0xFF,0xFF,0x00,0x00, +0x7F,0xFE,0x00,0x1F,0xFF,0xF8,0x01,0xFF,0xFF,0x00, +0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0x80,0x00,0x7F,0xFF, +0xFF,0xFF,0xFF,0xC0,0x00,0x0F,0xFF,0xFF,0xFF,0xFF, +0xE0,0x00,0x01,0xFF,0xFF,0xFF,0xFF,0xE0,0x00,0x00, +0x1F,0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x01,0xFF,0xFF, +0xFF,0xF0,0x00,0x00,0x00,0x0F,0xFF,0xFF,0xE0,0x00, +0x00,0x00,0x00,0x1F,0xFF,0x80,0x00,0x00,0x0E,0xA4, +0x08,0x03,0xED,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xDF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFE,0x80,0x00, +0x00,0x7F,0xE0,0x00,0x00,0x1A,0x00,0x00,0x01,0xFF, +0x80,0x00,0x00,0x68,0x00,0x00,0x07,0xFE,0x00,0x00, +0x01,0xA0,0x00,0x00,0x1F,0xF8,0x00,0x00,0x06,0x80, +0x00,0x00,0x7F,0xE0,0x00,0x00,0x1A,0x00,0x00,0x01, +0xFF,0x80,0x00,0x00,0x68,0x00,0x00,0x07,0xFE,0x00, +0x00,0x01,0xA0,0x00,0x00,0x1F,0xF8,0x00,0x00,0x06, +0x80,0x00,0x00,0x7F,0xE0,0x00,0x00,0x00,0x00,0x00, +0x0F,0xFC,0x00,0x00,0x00,0x0E,0x24,0xA3,0xFC,0x8D, +0xFF,0xC0,0x00,0x00,0x00,0x03,0xFF,0xDF,0xFC,0x00, +0x00,0x00,0x00,0x3F,0xFD,0xFF,0xC0,0x00,0x00,0x00, +0x03,0xFF,0xDF,0xFC,0x00,0x00,0x00,0x00,0x3F,0xFD, +0xFF,0xC0,0x00,0x00,0x00,0x03,0xFF,0xDF,0xFC,0x00, +0x00,0x00,0x00,0x3F,0xFD,0xFF,0xC0,0x00,0x00,0x00, +0x03,0xFF,0x7F,0xE0,0x00,0x00,0x00,0x03,0xFF,0xD3, +0xFF,0x00,0x00,0x00,0x00,0x3F,0xF4,0x3F,0xF8,0x00, +0x00,0x00,0x07,0xFF,0x0F,0xFC,0x00,0x00,0x00,0x03, +0xFF,0x07,0xFF,0x00,0x00,0x00,0x03,0xFF,0x83,0xFF, +0xC0,0x00,0x00,0x03,0xFF,0xC0,0xFF,0xF0,0x00,0x00, +0x03,0xFF,0xC0,0x7F,0xFC,0x00,0x00,0x03,0xFF,0xE0, +0x1F,0xFF,0x00,0x00,0x03,0xFF,0xE0,0x0F,0xFF,0xE0, +0x00,0x07,0xFF,0xF0,0x03,0xFF,0xFE,0x00,0x3F,0xFF, +0xF0,0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xF0,0x00,0x3F, +0xFF,0xFF,0xFF,0xFF,0xF0,0x00,0x0F,0xFF,0xFF,0xFF, +0xFF,0xF0,0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xF0,0x00, +0x00,0xFF,0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x1F,0xFF, +0xFF,0xFF,0xE0,0x00,0x00,0x03,0xFF,0xFF,0xFF,0xC0, +0x00,0x00,0x00,0x3F,0xFF,0xFF,0x00,0x00,0x00,0x00, +0x01,0xFF,0xF8,0x00,0x00,0x00,0x11,0x64,0x7C,0x04, +0x37,0xFF,0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xE1, +0xFF,0xC0,0x00,0x00,0x00,0x00,0x01,0xFF,0xC3,0xFF, +0x00,0x00,0x00,0x00,0x00,0x07,0xFE,0x41,0xFF,0xC0, +0x00,0x00,0x00,0x00,0x07,0xFF,0x03,0xFF,0x00,0x00, +0x00,0x00,0x00,0x1F,0xF8,0x0F,0xFE,0x00,0x00,0x00, +0x00,0x00,0xFF,0xE0,0x1F,0xF8,0x00,0x00,0x00,0x00, +0x03,0xFF,0x08,0x0F,0xFE,0x00,0x00,0x00,0x00,0x03, +0xFF,0x80,0x1F,0xF8,0x00,0x00,0x00,0x00,0x0F,0xFC, +0x00,0x7F,0xF0,0x00,0x00,0x00,0x00,0x7F,0xF0,0x00, +0xFF,0xC0,0x00,0x00,0x00,0x01,0xFF,0xC0,0x03,0xFF, +0x00,0x00,0x00,0x00,0x07,0xFE,0x00,0x0F,0xFE,0x00, +0x00,0x00,0x00,0x3F,0xF8,0x00,0x1F,0xF8,0x00,0x00, +0x00,0x00,0xFF,0xC0,0x00,0x7F,0xF0,0x00,0x00,0x00, +0x07,0xFF,0x00,0x00,0xFF,0xC0,0x00,0x00,0x00,0x1F, +0xFC,0x00,0x03,0xFF,0x00,0x00,0x00,0x00,0x7F,0xE0, +0x00,0x0F,0xFE,0x00,0x00,0x00,0x03,0xFF,0x80,0x00, +0x1F,0xF8,0x00,0x00,0x00,0x0F,0xFC,0x00,0x00,0x7F, +0xE0,0x00,0x00,0x00,0x7F,0xF0,0x00,0x00,0xFF,0xC0, +0x00,0x00,0x01,0xFF,0xC0,0x00,0x03,0xFF,0x00,0x00, +0x00,0x07,0xFE,0x00,0x40,0x00,0xFF,0xC0,0x00,0x00, +0x07,0xFF,0x00,0x00,0x03,0xFF,0x00,0x00,0x00,0x1F, +0xF8,0x00,0x00,0x07,0xFE,0x00,0x00,0x00,0xFF,0xE0, +0x00,0x00,0x1F,0xF8,0x00,0x00,0x03,0xFF,0x00,0x08, +0x00,0x07,0xFE,0x00,0x00,0x03,0xFF,0x80,0x00,0x00, +0x1F,0xF8,0x00,0x00,0x0F,0xFC,0x00,0x00,0x00,0x3F, +0xF0,0x00,0x00,0x7F,0xF0,0x00,0x00,0x00,0xFF,0xC0, +0x00,0x01,0xFF,0x80,0x00,0x00,0x01,0xFF,0x00,0x00, +0x07,0xFE,0x00,0x00,0x00,0x07,0xFE,0x00,0x00,0x3F, +0xF8,0x00,0x00,0x00,0x1F,0xF8,0x00,0x00,0xFF,0xC0, +0x00,0x00,0x00,0x3F,0xF0,0x00,0x07,0xFF,0x00,0x00, +0x00,0x00,0xFF,0xC0,0x00,0x1F,0xF8,0x00,0x00,0x00, +0x01,0xFF,0x00,0x00,0x7F,0xE0,0x00,0x00,0x00,0x07, +0xFE,0x00,0x03,0xFF,0x80,0x00,0x00,0x00,0x1F,0xF8, +0x00,0x0F,0xFC,0x00,0x00,0x00,0x00,0x3F,0xE0,0x00, +0x3F,0xF0,0x00,0x00,0x00,0x00,0xFF,0xC0,0x01,0xFF, +0xC0,0x00,0x00,0x00,0x01,0xFF,0x00,0x07,0xFE,0x00, +0x00,0x00,0x00,0x07,0xFE,0x00,0x3F,0xF8,0x00,0x00, +0x00,0x00,0x1F,0xF8,0x00,0xFF,0xC0,0x00,0x00,0x00, +0x00,0x3F,0xE0,0x03,0xFF,0x00,0x00,0x00,0x00,0x00, +0xFF,0xC0,0x1F,0xFC,0x00,0x00,0x40,0x00,0x00,0x3F, +0xE0,0x0F,0xFC,0x00,0x00,0x00,0x00,0x00,0xFF,0xC0, +0x7F,0xE0,0x00,0x00,0x00,0x00,0x01,0xFF,0x01,0xFF, +0x80,0x00,0x00,0x00,0x00,0x07,0xFC,0x0F,0xFE,0x00, +0x00,0x08,0x00,0x00,0x01,0xFF,0x07,0xFE,0x00,0x00, +0x00,0x00,0x00,0x07,0xFE,0x3F,0xF0,0x00,0x00,0x10, +0x00,0x00,0x01,0xFF,0x1F,0xF8,0x00,0x00,0x09,0x00, +0x00,0x00,0x7F,0xDF,0xF8,0x00,0x00,0x04,0x00,0x00, +0x00,0x1F,0xFF,0xF8,0x00,0x00,0x02,0x40,0x00,0x00, +0x07,0xFF,0xF8,0x00,0x00,0x01,0x00,0x00,0x00,0x01, +0xFF,0xF8,0x00,0x00,0x00,0x80,0x00,0x00,0x00,0x7F, +0xF8,0x00,0x00,0x00,0x00,0x18,0x64,0x04,0x06,0x37, +0xFE,0x00,0x00,0x00,0x00,0xFF,0xE0,0x00,0x00,0x00, +0x0F,0xFD,0xFF,0xC0,0x00,0x00,0x00,0x7F,0xFC,0x00, +0x00,0x00,0x07,0xFF,0x87,0xFE,0x00,0x00,0x00,0x03, +0xFF,0xE0,0x00,0x00,0x00,0x3F,0xF1,0xFF,0x80,0x00, +0x00,0x01,0xFF,0xFC,0x00,0x00,0x00,0x0F,0xFC,0x7F, +0xF0,0x00,0x00,0x00,0x7F,0xFF,0x00,0x00,0x00,0x07, +0xFF,0x41,0xFF,0x80,0x00,0x00,0x03,0xFF,0xF8,0x00, +0x00,0x00,0x3F,0xF0,0x7F,0xE0,0x00,0x00,0x01,0xFF, +0xFF,0x00,0x00,0x00,0x0F,0xFC,0x1F,0xF8,0x00,0x00, +0x00,0x7F,0xBF,0xC0,0x00,0x00,0x07,0xFF,0x03,0xFF, +0x00,0x00,0x00,0x1F,0xEF,0xF0,0x00,0x00,0x01,0xFF, +0x80,0xFF,0xC0,0x00,0x00,0x0F,0xFB,0xFE,0x00,0x00, +0x00,0x7F,0xE2,0x07,0xFE,0x00,0x00,0x00,0x7F,0x8F, +0xF0,0x00,0x00,0x03,0xFF,0x00,0xFF,0xC0,0x00,0x00, +0x3F,0xE3,0xFC,0x00,0x00,0x01,0xFF,0x84,0x07,0xFE, +0x00,0x00,0x01,0xFE,0x0F,0xF0,0x00,0x00,0x0F,0xFC, +0x00,0xFF,0x80,0x00,0x00,0x7F,0x83,0xFC,0x00,0x00, +0x03,0xFF,0x00,0x3F,0xF0,0x00,0x00,0x3F,0xE0,0x7F, +0x80,0x00,0x01,0xFF,0x82,0x01,0xFF,0x80,0x00,0x01, +0xFE,0x03,0xFC,0x00,0x00,0x0F,0xFC,0x00,0x3F,0xE0, +0x00,0x00,0xFF,0x80,0xFF,0x80,0x00,0x03,0xFE,0x00, +0x0F,0xF8,0x00,0x00,0x3F,0xC0,0x1F,0xE0,0x00,0x00, +0xFF,0x81,0x00,0x7F,0xE0,0x00,0x01,0xFE,0x00,0xFF, +0x00,0x00,0x0F,0xFC,0x00,0x0F,0xF8,0x00,0x00,0xFF, +0x80,0x1F,0xE0,0x00,0x03,0xFE,0x00,0x03,0xFE,0x00, +0x00,0x3F,0xC0,0x07,0xF8,0x00,0x00,0xFF,0x80,0x00, +0xFF,0xC0,0x00,0x0F,0xF0,0x01,0xFE,0x00,0x00,0x7F, +0xE0,0x00,0x3F,0xF0,0x00,0x07,0xFC,0x00,0x3F,0xC0, +0x00,0x1F,0xF8,0x08,0x00,0xFF,0x80,0x00,0x3F,0xC0, +0x01,0xFE,0x00,0x00,0xFF,0x80,0x00,0x3F,0xF0,0x00, +0x1F,0xF0,0x00,0x3F,0x80,0x00,0x7F,0xE0,0x00,0x0F, +0xFC,0x00,0x07,0xFC,0x00,0x0F,0xF0,0x00,0x1F,0xF8, +0x00,0x01,0xFF,0x00,0x01,0xFE,0x00,0x03,0xFC,0x00, +0x07,0xFC,0x00,0x00,0x7F,0xC0,0x00,0x7F,0x80,0x00, +0x7F,0x00,0x01,0xFF,0x00,0x00,0x1F,0xF0,0x00,0x3F, +0xE0,0x00,0x1F,0xE0,0x00,0x7F,0xC0,0x00,0x07,0xFE, +0x00,0x0F,0xF0,0x00,0x07,0xF8,0x00,0x3F,0xF0,0x00, +0x00,0xFF,0x80,0x03,0xFC,0x00,0x01,0xFE,0x00,0x0F, +0xF8,0x00,0x00,0x3F,0xE0,0x01,0xFF,0x00,0x00,0x3F, +0xC0,0x03,0xFE,0x00,0x00,0x0F,0xF8,0x00,0x7F,0x80, +0x00,0x0F,0xF0,0x00,0xFF,0x80,0x00,0x03,0xFF,0x00, +0x1F,0xE0,0x00,0x03,0xFC,0x00,0x7F,0xE0,0x04,0x00, +0x0F,0xF8,0x01,0xFF,0x00,0x00,0x0F,0xF0,0x03,0xFE, +0x00,0x00,0x03,0xFE,0x00,0x7F,0x80,0x00,0x03,0xFC, +0x00,0xFF,0x80,0x00,0x00,0xFF,0xC0,0x1F,0xE0,0x00, +0x00,0x7F,0x80,0x7F,0xE0,0x00,0x00,0x1F,0xF0,0x0F, +0xF8,0x00,0x00,0x1F,0xE0,0x1F,0xF0,0x00,0x00,0x07, +0xFC,0x03,0xFC,0x00,0x00,0x07,0xF8,0x07,0xFC,0x00, +0x00,0x01,0xFF,0x00,0xFF,0x00,0x00,0x00,0xFF,0x01, +0xFF,0x00,0x00,0x00,0x7F,0xC0,0x7F,0xC0,0x00,0x00, +0x3F,0xC0,0x7F,0xC0,0x00,0x00,0x0F,0xF8,0x1F,0xE0, +0x00,0x00,0x0F,0xF0,0x3F,0xE0,0x00,0x80,0x00,0x7F, +0xC0,0xFF,0x00,0x00,0x00,0x3F,0xC1,0xFF,0x00,0x00, +0x00,0x0F,0xF0,0x7F,0xC0,0x00,0x00,0x0F,0xF0,0x7F, +0xC0,0x00,0x00,0x03,0xFE,0x1F,0xE0,0x00,0x00,0x03, +0xFC,0x3F,0xE0,0x00,0x00,0x00,0xFF,0x87,0xF8,0x00, +0x00,0x00,0x7F,0x8F,0xF8,0x00,0x00,0x00,0x3F,0xE3, +0xFE,0x00,0x00,0x00,0x1F,0xE3,0xFE,0x00,0x00,0x00, +0x07,0xF8,0xFF,0x00,0x00,0x00,0x07,0xF8,0xFF,0x00, +0x00,0x00,0x01,0xFE,0x3F,0xC0,0x00,0x00,0x00,0xFE, +0x7F,0xC0,0x00,0x40,0x00,0x0F,0xFB,0xFE,0x00,0x00, +0x00,0x07,0xFB,0xFE,0x00,0x02,0x00,0x00,0x3F,0xDF, +0xE0,0x00,0x00,0x00,0x1F,0xDF,0xE0,0x00,0x00,0x00, +0x0F,0xFF,0xF8,0x00,0x00,0x00,0x07,0xFF,0xF8,0x00, +0x00,0x00,0x03,0xFF,0xFC,0x00,0x00,0x00,0x00,0xFF, +0xFE,0x00,0x01,0x00,0x00,0x0F,0xFF,0xE0,0x00,0x00, +0x00,0x07,0xFF,0xE0,0x00,0x08,0x00,0x00,0x7F,0xFE, +0x00,0x00,0x00,0x00,0x1F,0xFF,0x00,0x00,0x40,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x00,0xFF,0xF0,0x00, +0x02,0x00,0x00,0x0F,0xFF,0x00,0x00,0x00,0x00,0x03, +0xFF,0x80,0x00,0x00,0x10,0x64,0x00,0x04,0x20,0x7F, +0xF8,0x00,0x00,0x00,0x07,0xFF,0xC0,0x0F,0xFF,0x00, +0x00,0x00,0x01,0xFF,0xE0,0x01,0xFF,0xE0,0x00,0x00, +0x00,0xFF,0xF0,0x00,0x7F,0xF8,0x00,0x00,0x00,0x7F, +0xFC,0x00,0x0F,0xFF,0x00,0x00,0x00,0x1F,0xFE,0x00, +0x01,0xFF,0xE0,0x00,0x00,0x0F,0xFF,0x00,0x00,0x7F, +0xF8,0x00,0x00,0x07,0xFF,0xC0,0x00,0x0F,0xFF,0x00, +0x00,0x01,0xFF,0xE0,0x00,0x01,0xFF,0xE0,0x00,0x00, +0xFF,0xF0,0x00,0x00,0x7F,0xF8,0x00,0x00,0x7F,0xFC, +0x00,0x00,0x0F,0xFF,0x00,0x00,0x1F,0xFE,0x00,0x00, +0x01,0xFF,0xE0,0x00,0x0F,0xFF,0x00,0x00,0x00,0x3F, +0xF8,0x00,0x07,0xFF,0xC0,0x00,0x00,0x0F,0xFF,0x00, +0x01,0xFF,0xE0,0x00,0x00,0x01,0xFF,0xE0,0x00,0xFF, +0xF0,0x00,0x00,0x00,0x3F,0xFC,0x00,0x7F,0xFC,0x00, +0x00,0x00,0x0F,0xFF,0x00,0x1F,0xFE,0x00,0x00,0x00, +0x01,0xFF,0xE0,0x0F,0xFF,0x00,0x00,0x80,0x00,0x07, +0xFF,0x80,0xFF,0xF0,0x00,0x00,0x00,0x00,0xFF,0xF0, +0x7F,0xF8,0x00,0x00,0x00,0x00,0x1F,0xFC,0x3F,0xFC, +0x00,0x00,0x00,0x00,0x07,0xFF,0x8F,0xFF,0x00,0x00, +0x00,0x00,0x00,0xFF,0xF7,0xFF,0x80,0x00,0x04,0x00, +0x00,0x03,0xFF,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00, +0x7F,0xFF,0xFC,0x00,0x00,0x08,0x00,0x00,0x01,0xFF, +0xFF,0xC0,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xE0, +0x00,0x00,0x10,0x00,0x00,0x00,0xFF,0xFE,0x00,0x00, +0x00,0x80,0x00,0x00,0x03,0xFF,0xE0,0x00,0x00,0x00, +0x00,0x00,0x01,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00, +0x00,0x7F,0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x3F, +0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0xF8, +0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xFF,0x00,0x00, +0x00,0x00,0x00,0x03,0xFF,0xFF,0xE0,0x00,0x00,0x40, +0x00,0x00,0x3F,0xFF,0xFF,0x80,0x00,0x00,0x00,0x00, +0x1F,0xFE,0xFF,0xF0,0x00,0x00,0x00,0x00,0x0F,0xFF, +0x9F,0xFE,0x00,0x00,0x00,0x00,0x03,0xFF,0xC7,0xFF, +0x80,0x00,0x00,0x00,0x01,0xFF,0xE0,0xFF,0xF0,0x00, +0x00,0x00,0x00,0xFF,0xF8,0x1F,0xFE,0x00,0x00,0x00, +0x00,0x3F,0xFC,0x07,0xFF,0x80,0x00,0x00,0x00,0x1F, +0xFE,0x00,0xFF,0xF0,0x00,0x08,0x00,0x01,0xFF,0xE0, +0x03,0xFF,0xC0,0x00,0x00,0x00,0xFF,0xF0,0x00,0x7F, +0xF8,0x00,0x10,0x00,0x0F,0xFF,0x00,0x01,0xFF,0xE0, +0x00,0x00,0x07,0xFF,0x80,0x00,0x3F,0xFC,0x00,0x00, +0x03,0xFF,0xC0,0x00,0x07,0xFF,0x80,0x00,0x01,0xFF, +0xF0,0x00,0x01,0xFF,0xE0,0x00,0x00,0x7F,0xF8,0x00, +0x00,0x3F,0xFC,0x00,0x00,0x3F,0xFC,0x00,0x00,0x07, +0xFF,0x80,0x00,0x1F,0xFF,0x00,0x00,0x00,0xFF,0xE0, +0x00,0x07,0xFF,0x80,0x00,0x00,0x3F,0xFC,0x00,0x03, +0xFF,0xC0,0x00,0x00,0x07,0xFF,0x80,0x01,0xFF,0xF0, +0x00,0x00,0x00,0xFF,0xF0,0x00,0x7F,0xF8,0x00,0x00, +0x00,0x3F,0xFC,0x00,0x3F,0xFC,0x00,0x00,0x00,0x07, +0xFF,0x80,0x1F,0xFF,0x00,0x00,0x00,0x00,0xFF,0xF0, +0x07,0xFF,0x80,0x00,0x00,0x00,0x3F,0xFC,0x03,0xFF, +0xC0,0x00,0x00,0x00,0x07,0xFF,0x81,0xFF,0xF0,0x00, +0x00,0x00,0x00,0xFF,0xF0,0x7F,0xF8,0x00,0x00,0x00, +0x00,0x3F,0xFC,0x3F,0xFC,0x00,0x00,0x00,0x00,0x07, +0xFF,0x9F,0xFF,0x00,0x00,0x00,0x00,0x00,0xFF,0xF0, +0x10,0xA4,0x00,0x04,0x27,0xFF,0x80,0x00,0x00,0x00, +0x00,0x1F,0xFE,0x7F,0xF8,0x00,0x00,0x00,0x00,0x07, +0xFF,0x87,0xFF,0x80,0x00,0x00,0x00,0x00,0xFF,0xE0, +0xFF,0xF0,0x00,0x00,0x00,0x00,0x3F,0xFC,0x0F,0xFF, +0x00,0x00,0x00,0x00,0x0F,0xFF,0x00,0xFF,0xF0,0x00, +0x00,0x00,0x01,0xFF,0xC0,0x1F,0xFE,0x00,0x00,0x00, +0x00,0x7F,0xF8,0x01,0xFF,0xE0,0x00,0x00,0x00,0x1F, +0xFE,0x00,0x1F,0xFE,0x00,0x00,0x00,0x03,0xFF,0x80, +0x03,0xFF,0xC0,0x00,0x00,0x00,0xFF,0xF0,0x00,0x3F, +0xFC,0x00,0x00,0x00,0x3F,0xFC,0x00,0x03,0xFF,0xC0, +0x00,0x00,0x07,0xFF,0x00,0x00,0x7F,0xF8,0x00,0x00, +0x01,0xFF,0xE0,0x00,0x07,0xFF,0x80,0x00,0x00,0x3F, +0xF8,0x00,0x00,0x7F,0xF8,0x00,0x00,0x0F,0xFE,0x00, +0x00,0x0F,0xFF,0x00,0x00,0x03,0xFF,0xC0,0x00,0x00, +0xFF,0xF0,0x00,0x00,0x7F,0xF0,0x00,0x00,0x0F,0xFF, +0x00,0x00,0x1F,0xFC,0x00,0x00,0x01,0xFF,0xE0,0x00, +0x07,0xFF,0x80,0x00,0x00,0x1F,0xFE,0x00,0x00,0xFF, +0xE0,0x00,0x00,0x01,0xFF,0xE0,0x00,0x3F,0xF8,0x00, +0x00,0x00,0x1F,0xFC,0x00,0x0F,0xFF,0x00,0x00,0x00, +0x03,0xFF,0xC0,0x01,0xFF,0xC0,0x00,0x00,0x00,0x3F, +0xFC,0x00,0x7F,0xF0,0x00,0x00,0x00,0x03,0xFF,0x80, +0x0F,0xFC,0x00,0x00,0x00,0x00,0x7F,0xF8,0x03,0xFF, +0x80,0x00,0x00,0x00,0x07,0xFF,0x80,0xFF,0xE0,0x00, +0x00,0x00,0x00,0x7F,0xF0,0x1F,0xF8,0x00,0x00,0x00, +0x00,0x0F,0xFF,0x07,0xFF,0x00,0x00,0x00,0x00,0x00, +0xFF,0xF1,0xFF,0xC0,0x00,0x00,0x00,0x00,0x0F,0xFE, +0x3F,0xF0,0x00,0x00,0x00,0x00,0x01,0xFF,0xEF,0xFE, +0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0xFF,0x80,0x00, +0x01,0x00,0x00,0x00,0x3F,0xFF,0xFC,0x00,0x00,0x00, +0x00,0x00,0x03,0xFF,0xFF,0x00,0x00,0x00,0x80,0x00, +0x00,0x07,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x00, +0x7F,0xFE,0x00,0x00,0x00,0x40,0x00,0x00,0x00,0xFF, +0xF0,0x00,0x00,0x01,0xA0,0x00,0x00,0x01,0xFF,0x80, +0x00,0x00,0x06,0x80,0x00,0x00,0x07,0xFE,0x00,0x00, +0x00,0x1A,0x00,0x00,0x00,0x1F,0xF8,0x00,0x00,0x00, +0x68,0x00,0x00,0x00,0x7F,0xE0,0x00,0x00,0x01,0x20, +0x00,0x00,0x01,0xFF,0x80,0x00,0x00,0x00,0x0E,0x64, +0x08,0x03,0xDD,0x07,0xFF,0xFF,0xFF,0xFF,0xFF,0xFE, +0x01,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x80,0x00,0x00, +0x00,0x00,0x03,0xFF,0xE0,0x00,0x00,0x00,0x00,0x01, +0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x7F,0xF8,0x00, +0x00,0x00,0x00,0x00,0x3F,0xFC,0x00,0x00,0x00,0x00, +0x00,0x1F,0xFF,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF, +0x80,0x00,0x00,0x00,0x00,0x03,0xFF,0xC0,0x00,0x00, +0x00,0x00,0x01,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00, +0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x7F,0xFC,0x00, +0x00,0x00,0x00,0x00,0x1F,0xFE,0x00,0x00,0x00,0x00, +0x00,0x0F,0xFF,0x00,0x00,0x00,0x00,0x00,0x07,0xFF, +0x80,0x00,0x00,0x00,0x00,0x03,0xFF,0xE0,0x00,0x00, +0x00,0x00,0x01,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00, +0x7F,0xF8,0x00,0x00,0x00,0x00,0x00,0x3F,0xFC,0x00, +0x00,0x00,0x00,0x00,0x1F,0xFF,0x00,0x00,0x00,0x00, +0x00,0x0F,0xFF,0x80,0x00,0x00,0x00,0x00,0x03,0xFF, +0xC0,0x00,0x00,0x00,0x00,0x01,0xFF,0xE0,0x00,0x00, +0x00,0x00,0x00,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00, +0x7F,0xFC,0x00,0x00,0x00,0x00,0x00,0x1F,0xFE,0x00, +0x00,0x00,0x00,0x00,0x0F,0xFF,0x00,0x00,0x00,0x00, +0x00,0x07,0xFF,0xC0,0x00,0x00,0x00,0x00,0x03,0xFF, +0xE0,0x00,0x00,0x00,0x00,0x00,0xFF,0xF0,0x00,0x00, +0x00,0x00,0x00,0x7F,0xF8,0x00,0x00,0x00,0x00,0x00, +0x3F,0xFC,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0x00, +0x00,0x00,0x00,0x00,0x0F,0xFF,0x80,0x00,0x00,0x00, +0x00,0x03,0xFF,0xC0,0x00,0x00,0x00,0x00,0x01,0xFF, +0xE0,0x00,0x00,0x00,0x00,0x00,0xFF,0xF8,0x00,0x00, +0x00,0x00,0x00,0x7F,0xFC,0x00,0x00,0x00,0x00,0x00, +0x1F,0xFE,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0x00, +0x00,0x00,0x00,0x00,0x07,0xFF,0xC0,0x00,0x00,0x00, +0x00,0x03,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0x7F,0xF8,0x00,0x00, +0x00,0x00,0x00,0x3F,0xFE,0x00,0x00,0x00,0x00,0x00, +0x1F,0xFF,0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0x80, +0x00,0x00,0x00,0x00,0x03,0xFF,0xC0,0x00,0x00,0x00, +0x00,0x01,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0xFF, +0xF8,0x00,0x00,0x00,0x00,0x00,0x7F,0xFC,0x00,0x00, +0x00,0x00,0x00,0x1F,0xFE,0x00,0x00,0x00,0x00,0x00, +0x0F,0xFF,0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xC0, +0x00,0x00,0x00,0x00,0x03,0xFF,0xE0,0x00,0x00,0x00, +0x00,0x00,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x7F, +0xF8,0x00,0x00,0x00,0x00,0x00,0x3F,0xFE,0x00,0x00, +0x00,0x00,0x00,0x1B,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0x7F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xC0,0x04, +0xEE,0x1B,0x61,0xCD,0xFF,0xFF,0xEF,0xFF,0xFF,0xBF, +0xF0,0x03,0x7F,0xE0,0x06,0xFF,0xC0,0x0D,0xFF,0x80, +0x1B,0xFF,0x00,0x37,0xFE,0x00,0x6F,0xFC,0x00,0xDF, +0xF8,0x01,0xBF,0xF0,0x03,0x7F,0xE0,0x06,0x7F,0xC0, +0x0D,0xFF,0xFF,0xEF,0xFF,0xFE,0x07,0x64,0x00,0x01, +0xC8,0xFF,0x00,0x00,0x03,0xFE,0x00,0x00,0x10,0xFF, +0x00,0x00,0x03,0xFE,0x00,0x00,0x24,0xFF,0x00,0x00, +0x03,0xFE,0x00,0x00,0x40,0xFF,0x00,0x00,0x03,0xFE, +0x00,0x00,0x80,0xFF,0x00,0x00,0x03,0xFE,0x00,0x01, +0x20,0xFF,0x00,0x00,0x03,0xFE,0x00,0x02,0x00,0xFF, +0x00,0x00,0x03,0xFE,0x00,0x04,0x80,0xFF,0x00,0x00, +0x03,0xFE,0x00,0x08,0x00,0xFF,0x00,0x00,0x03,0xFE, +0x00,0x12,0x00,0xFF,0x00,0x00,0x03,0xFE,0x00,0x20, +0x00,0xFF,0x00,0x00,0x03,0xFE,0x00,0x40,0x00,0xFF, +0x00,0x00,0x03,0xFE,0x00,0x90,0x00,0xFF,0x00,0x00, +0x03,0xFE,0x01,0x00,0x00,0xFF,0x00,0x00,0x03,0xFE, +0x02,0x40,0x00,0xFF,0x00,0x00,0x03,0xFE,0x04,0x00, +0x00,0xFF,0x00,0x00,0x03,0xFE,0x09,0x00,0x00,0xFF, +0x00,0x00,0x03,0xFE,0x10,0x00,0x00,0xFF,0x00,0x00, +0x03,0xFE,0x20,0x00,0x00,0xFF,0x00,0x00,0x03,0xFE, +0x48,0x00,0x00,0xFF,0x00,0x00,0x03,0xFE,0x80,0x00, +0x00,0xFF,0x00,0x00,0x03,0xFE,0x00,0x00,0x07,0xF8, +0x04,0xEE,0x0F,0x61,0xCD,0xFF,0xFF,0xEF,0xFF,0xFF, +0xA0,0x07,0xFF,0x40,0x0F,0xFE,0x80,0x1F,0xFD,0x00, +0x3F,0xFA,0x00,0x7F,0xF4,0x00,0xFF,0xE8,0x01,0xFF, +0xD0,0x03,0xFF,0xA0,0x07,0xFF,0x40,0x0F,0xFE,0x00, +0x1F,0xFD,0xFF,0xFF,0xEF,0xFF,0xFE,0x09,0xD3,0x89, +0x12,0xB0,0x00,0x07,0xF0,0x00,0x09,0x00,0x01,0xFF, +0x00,0x01,0x00,0x00,0x7F,0xF0,0x00,0x20,0x00,0x1F, +0xFF,0x00,0x00,0x00,0x3F,0xFF,0x00,0x04,0x00,0x07, +0xF7,0xF0,0x00,0x00,0x0F,0xF7,0xF8,0x00,0x00,0x0F, +0xE3,0xF8,0x00,0x80,0x03,0xFC,0x7F,0x80,0x00,0x03, +0xF8,0x3F,0x80,0x10,0x00,0xFF,0x07,0xF8,0x02,0x00, +0x3F,0xC0,0x7F,0x80,0x00,0x3F,0x80,0x3F,0x80,0x40, +0x0F,0xF0,0x07,0xF8,0x09,0x03,0xFC,0x00,0x7F,0x81, +0x00,0xFF,0x00,0x07,0xF8,0x01,0xFF,0x00,0x07,0xFC, +0x01,0xFE,0x00,0x03,0xFC,0x20,0x7F,0xC0,0x00,0x7F, +0xC0,0x7F,0x80,0x00,0x3F,0xC4,0x1F,0xF0,0x00,0x07, +0xFC,0x97,0xFC,0x00,0x00,0x7F,0xCF,0xF8,0x00,0x00, +0x3F,0xE0,0x0E,0x83,0x7F,0x63,0x8C,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xC0,0x04,0x87,0x11,0xD2,0x17, +0xFF,0x80,0x7F,0xF8,0x07,0xFF,0x00,0x7F,0xF0,0x80, +0xFF,0xC0,0x0F,0xFC,0x00,0xFF,0x88,0x01,0xFF,0x00, +0x1F,0xF0,0x01,0xFE,0x00,0x1F,0xC0,0x01,0xFC,0x0C, +0x1B,0x13,0xFB,0x80,0x00,0x01,0xFF,0xF0,0x00,0x00, +0x00,0x0F,0xFF,0xFF,0x80,0x00,0x00,0x3F,0xFF,0xFF, +0xF8,0x00,0x00,0x7F,0xFF,0xFF,0xFE,0x00,0x00,0x7F, +0xFF,0xFF,0xFF,0xC0,0x00,0xFF,0xFF,0xFF,0xFF,0xF0, +0x00,0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x7F,0xFF,0xFF, +0xFF,0xFE,0x00,0x7F,0xFE,0x00,0x7F,0xFF,0x80,0x7F, +0xF8,0x00,0x07,0xFF,0xC0,0x3F,0xF8,0x00,0x01,0xFF, +0xE0,0x3F,0xF8,0x00,0x00,0x7F,0xF8,0x1F,0xF8,0x00, +0x00,0x1F,0xFC,0x0F,0xF8,0x00,0x00,0x0F,0xFE,0x0F, +0xFC,0x00,0x00,0x03,0xFF,0x07,0xFC,0x00,0x00,0x01, +0xFF,0x80,0x3E,0x00,0x00,0x00,0xFF,0xC4,0x80,0x00, +0x00,0x00,0x0F,0xFC,0x00,0x00,0x00,0x00,0x1F,0xFE, +0x00,0x00,0x00,0x00,0xFF,0xFF,0x00,0x00,0x00,0x0F, +0xFF,0xFF,0x80,0x00,0x07,0xFF,0xFF,0xFF,0xC0,0x00, +0x3F,0xFF,0xFF,0xFF,0xE0,0x00,0xFF,0xFF,0xFF,0xFF, +0xF0,0x01,0xFF,0xFF,0xFF,0xFF,0xF8,0x01,0xFF,0xFF, +0xFF,0xFF,0xFC,0x01,0xFF,0xFF,0xFF,0xF7,0xFE,0x01, +0xFF,0xFF,0xFF,0x83,0xFF,0x01,0xFF,0xFF,0xF0,0x01, +0xFF,0x81,0xFF,0xFE,0x00,0x00,0xFF,0xC0,0xFF,0xF0, +0x00,0x00,0x7F,0xE0,0xFF,0xE0,0x00,0x00,0x3F,0xF0, +0x7F,0xE0,0x00,0x00,0x1F,0xF8,0x7F,0xE0,0x00,0x00, +0x0F,0xFC,0x47,0xFC,0x00,0x00,0x01,0xFF,0xC4,0x7F, +0xC0,0x00,0x00,0x3F,0xFC,0x3F,0xE0,0x00,0x00,0x3F, +0xFE,0x1F,0xF8,0x00,0x00,0x3F,0xFF,0x0F,0xFC,0x00, +0x00,0x3F,0xFF,0x83,0xFF,0x00,0x00,0x3F,0xFF,0xC1, +0xFF,0xC0,0x00,0x7F,0xFF,0xE0,0xFF,0xFC,0x01,0xFF, +0xFF,0xF0,0x3F,0xFF,0xFF,0xFF,0xEF,0xFC,0x1F,0xFF, +0xFF,0xFF,0xE7,0xFE,0x07,0xFF,0xFF,0xFF,0xE1,0xFF, +0x01,0xFF,0xFF,0xFF,0xC0,0xFF,0x80,0x7F,0xFF,0xFF, +0xC0,0x7F,0xE0,0x0F,0xFF,0xFF,0x80,0x1F,0xF0,0x01, +0xFF,0xFF,0x00,0x07,0xFC,0x00,0x1F,0xF8,0x00,0x00, +0x00,0x0B,0x64,0x9B,0xFB,0x8D,0xFF,0x80,0x00,0x00, +0x00,0x06,0xFF,0xC0,0x00,0x00,0x00,0x02,0xFF,0xE0, +0x00,0x00,0x00,0x00,0xFF,0x80,0x1F,0xF0,0x00,0x03, +0xFE,0x03,0xFF,0xF8,0x00,0x0F,0xF8,0x3F,0xFF,0xF8, +0x00,0x3F,0xE1,0xFF,0xFF,0xF8,0x00,0xFF,0x8F,0xFF, +0xFF,0xF0,0x03,0xFE,0x7F,0xFF,0xFF,0xE0,0x0F,0xFB, +0xFF,0xFF,0xFF,0xC0,0x3F,0xFF,0xFF,0xFF,0xFF,0x80, +0xFF,0xFF,0xE0,0x3F,0xFF,0x03,0xFF,0xFE,0x00,0x3F, +0xFE,0x0F,0xFF,0xE0,0x00,0x3F,0xF8,0x3F,0xFF,0x00, +0x00,0x7F,0xF0,0xFF,0xF8,0x00,0x00,0xFF,0xC3,0xFF, +0xE0,0x00,0x01,0xFF,0x8F,0xFF,0x00,0x00,0x07,0xFE, +0x3F,0xF8,0x00,0x00,0x0F,0xF8,0xFF,0xE0,0x00,0x00, +0x3F,0xF4,0xFF,0xE0,0x00,0x00,0x0F,0xF9,0xFF,0x80, +0x00,0x00,0x3F,0xFD,0xFF,0x80,0x00,0x00,0x0F,0xFD, +0xFF,0xC0,0x00,0x00,0x07,0xFD,0xFF,0x00,0x00,0x00, +0x3F,0xE9,0xFF,0xC0,0x00,0x00,0x1F,0xF3,0xFF,0x00, +0x00,0x00,0xFF,0xCF,0xFE,0x00,0x00,0x03,0xFE,0x3F, +0xF8,0x00,0x00,0x1F,0xF8,0xFF,0xF0,0x00,0x00,0xFF, +0xC3,0xFF,0xE0,0x00,0x03,0xFF,0x0F,0xFF,0xC0,0x00, +0x1F,0xF8,0x3F,0xFF,0x80,0x00,0xFF,0xE0,0xFF,0xFF, +0x00,0x0F,0xFF,0x03,0xFF,0xFF,0x80,0xFF,0xFC,0x0F, +0xFB,0xFF,0xFF,0xFF,0xE0,0x3F,0xEF,0xFF,0xFF,0xFF, +0x00,0xFF,0x9F,0xFF,0xFF,0xF8,0x03,0xFE,0x3F,0xFF, +0xFF,0xC0,0x0F,0xF8,0x7F,0xFF,0xFC,0x00,0x3F,0xE0, +0xFF,0xFF,0xE0,0x00,0xFF,0x80,0xFF,0xFE,0x00,0x00, +0x00,0x00,0x7F,0xC0,0x00,0x00,0x0B,0x5B,0x13,0xFB, +0x20,0x00,0x01,0xFF,0xC0,0x00,0x00,0x00,0x3F,0xFF, +0xE0,0x00,0x00,0x07,0xFF,0xFF,0xE0,0x00,0x00,0x3F, +0xFF,0xFF,0xE0,0x00,0x03,0xFF,0xFF,0xFF,0xC0,0x00, +0x1F,0xFF,0xFF,0xFF,0x80,0x00,0xFF,0xFF,0xFF,0xFF, +0x00,0x07,0xFF,0xFF,0xFF,0xFE,0x00,0x3F,0xFF,0x80, +0xFF,0xFC,0x01,0xFF,0xF0,0x00,0xFF,0xF0,0x07,0xFF, +0x00,0x00,0xFF,0xE0,0x3F,0xF8,0x00,0x01,0xFF,0x80, +0xFF,0xC0,0x00,0x03,0xFF,0x07,0xFE,0x00,0x00,0x0F, +0xFC,0x1F,0xF8,0x00,0x00,0x1F,0xF0,0x7F,0xC0,0x00, +0x00,0x7F,0xE3,0xFF,0x00,0x00,0x00,0xFF,0x8F,0xF8, +0x00,0x00,0x03,0xE0,0x87,0xFC,0x00,0x00,0x00,0x00, +0x3F,0xF0,0x00,0x00,0x00,0x01,0xBF,0xF0,0x00,0x00, +0x00,0x00,0xCF,0xF8,0x00,0x00,0x00,0x00,0x1F,0xF0, +0x00,0x00,0x03,0xE0,0x7F,0xC0,0x00,0x00,0x0F,0xF9, +0xFF,0x00,0x00,0x00,0x7F,0xE7,0xFE,0x00,0x00,0x01, +0xFF,0x0F,0xF8,0x00,0x00,0x07,0xFD,0x07,0xFE,0x00, +0x00,0x07,0xFE,0x0F,0xFC,0x00,0x00,0x3F,0xF0,0x3F, +0xF8,0x00,0x01,0xFF,0xC0,0x7F,0xF0,0x00,0x0F,0xFE, +0x01,0xFF,0xF0,0x00,0x7F,0xF8,0x03,0xFF,0xF0,0x0F, +0xFF,0xC0,0x07,0xFF,0xFF,0xFF,0xFE,0x00,0x0F,0xFF, +0xFF,0xFF,0xF0,0x00,0x1F,0xFF,0xFF,0xFF,0x80,0x00, +0x3F,0xFF,0xFF,0xFC,0x00,0x00,0x7F,0xFF,0xFF,0xE0, +0x00,0x00,0x7F,0xFF,0xFE,0x00,0x00,0x00,0x7F,0xFF, +0xE0,0x00,0x00,0x00,0x1F,0xF8,0x00,0x00,0x0B,0x64, +0x8F,0xFB,0x8D,0x00,0x00,0x00,0x00,0x0F,0xFE,0x80, +0x00,0x00,0x00,0x07,0xFE,0xC0,0x00,0x00,0x00,0x03, +0xFE,0x00,0x00,0x7F,0xC0,0x0F,0xF8,0x00,0x0F,0xFF, +0xE0,0x3F,0xE0,0x00,0xFF,0xFF,0xE0,0xFF,0x80,0x0F, +0xFF,0xFF,0xC3,0xFE,0x00,0x7F,0xFF,0xFF,0x8F,0xF8, +0x03,0xFF,0xFF,0xFF,0x3F,0xE0,0x1F,0xFF,0xFF,0xFE, +0xFF,0x80,0xFF,0xFF,0xFF,0xFF,0xFE,0x07,0xFF,0xE0, +0x3F,0xFF,0xF8,0x3F,0xFC,0x00,0x3F,0xFF,0xE0,0xFF, +0xE0,0x00,0x3F,0xFF,0x87,0xFF,0x00,0x00,0x7F,0xFE, +0x1F,0xF8,0x00,0x00,0xFF,0xFC,0x1F,0xF8,0x00,0x00, +0x3F,0xFC,0x7F,0xC0,0x00,0x00,0x7F,0xF3,0xFF,0x00, +0x00,0x01,0xFF,0xE5,0xFF,0x00,0x00,0x00,0x7F,0xEF, +0xFC,0x00,0x00,0x01,0xFF,0xEF,0xFC,0x00,0x00,0x00, +0x7F,0xEF,0xFE,0x00,0x00,0x00,0x3F,0xEF,0xFC,0x00, +0x00,0x00,0xFF,0xCB,0xFE,0x00,0x00,0x00,0xFF,0xCF, +0xFC,0x00,0x00,0x07,0xFF,0x1F,0xF0,0x00,0x00,0x1F, +0xFC,0x7F,0xE0,0x00,0x00,0xFF,0xF0,0xFF,0x80,0x00, +0x03,0xFF,0xC3,0xFF,0x00,0x00,0x1F,0xFF,0x0F,0xFE, +0x00,0x00,0xFF,0xFC,0x1F,0xFC,0x00,0x07,0xFF,0xF0, +0x3F,0xFC,0x00,0x7F,0xFF,0xC0,0xFF,0xFC,0x07,0xFF, +0xFF,0x01,0xFF,0xFF,0xFF,0xF7,0xFC,0x03,0xFF,0xFF, +0xFF,0xDF,0xF0,0x07,0xFF,0xFF,0xFE,0x7F,0xC0,0x0F, +0xFF,0xFF,0xF1,0xFF,0x00,0x0F,0xFF,0xFF,0x87,0xFC, +0x00,0x1F,0xFF,0xFC,0x1F,0xF0,0x00,0x1F,0xFF,0xC0, +0x7F,0xC0,0x00,0x0F,0xF8,0x00,0x00,0x0C,0x5B,0x0F, +0xFB,0x80,0x00,0x00,0xFF,0xE0,0x00,0x00,0x00,0x01, +0xFF,0xFF,0x80,0x00,0x00,0x03,0xFF,0xFF,0xF8,0x00, +0x00,0x03,0xFF,0xFF,0xFF,0x80,0x00,0x01,0xFF,0xFF, +0xFF,0xF0,0x00,0x00,0xFF,0xFF,0xFF,0xFF,0x00,0x00, +0x7F,0xFF,0xFF,0xFF,0xE0,0x00,0x3F,0xFF,0xFF,0xFF, +0xFC,0x00,0x1F,0xFF,0x80,0x3F,0xFF,0x80,0x0F,0xFF, +0x00,0x01,0xFF,0xE0,0x07,0xFF,0x00,0x00,0x1F,0xFC, +0x01,0xFF,0x80,0x00,0x03,0xFF,0x80,0xFF,0xC0,0x00, +0x00,0x7F,0xE0,0x3F,0xE0,0x00,0x00,0x0F,0xFC,0x1F, +0xF0,0x00,0x00,0x01,0xFF,0x07,0xFC,0x00,0x00,0x00, +0x3F,0xC8,0x7F,0xC0,0x00,0x00,0x01,0xFF,0x43,0xFC, +0x00,0x00,0x00,0x07,0xF8,0xFF,0x00,0x00,0x00,0x01, +0xFF,0xDF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFB,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0x5F,0xF0,0x00,0x00,0x00,0x00, +0x07,0xFE,0x00,0x00,0x00,0x00,0x02,0x1F,0xF0,0x00, +0x00,0x00,0x00,0x07,0xFE,0x00,0x00,0x00,0x00,0x01, +0xFF,0x80,0x00,0x00,0x03,0xC0,0x3F,0xF0,0x00,0x00, +0x01,0xFF,0x8F,0xFC,0x00,0x00,0x00,0x7F,0xC3,0xFF, +0x80,0x00,0x00,0x3F,0xF0,0x7F,0xF0,0x00,0x00,0x1F, +0xF8,0x1F,0xFE,0x00,0x00,0x0F,0xFE,0x03,0xFF,0xC0, +0x00,0x07,0xFF,0x00,0x7F,0xFC,0x00,0x07,0xFF,0xC0, +0x1F,0xFF,0xE0,0x0F,0xFF,0xE0,0x03,0xFF,0xFF,0xFF, +0xFF,0xF0,0x00,0x7F,0xFF,0xFF,0xFF,0xF8,0x00,0x0F, +0xFF,0xFF,0xFF,0xFC,0x00,0x00,0xFF,0xFF,0xFF,0xFE, +0x00,0x00,0x1F,0xFF,0xFF,0xFF,0x00,0x00,0x01,0xFF, +0xFF,0xFF,0x00,0x00,0x00,0x0F,0xFF,0xFE,0x00,0x00, +0x00,0x00,0x7F,0xF8,0x00,0x00,0x07,0xE4,0x84,0x01, +0xD0,0x00,0x01,0xFF,0xC0,0x00,0x0F,0xFF,0xF0,0x00, +0x3F,0xFF,0xF0,0x00,0x7F,0xFF,0xE0,0x00,0xFF,0xFF, +0xE0,0x01,0xFF,0xFF,0xE8,0x00,0x7F,0xFF,0xFC,0x00, +0x7F,0xF8,0x04,0x00,0xFF,0xE0,0x01,0x00,0x1F,0xF8, +0x00,0x34,0x03,0xFE,0x00,0x04,0x00,0x7F,0xC0,0x00, +0xDF,0xFF,0xFF,0xFE,0x0F,0xFF,0xFF,0xFE,0x1A,0x01, +0xFF,0x00,0x03,0x40,0x3F,0xE0,0x00,0x68,0x07,0xFC, +0x00,0x0D,0x00,0xFF,0x80,0x01,0xA0,0x1F,0xF0,0x00, +0x34,0x03,0xFE,0x00,0x04,0x00,0x7F,0xC0,0x00,0x0B, +0x65,0x0F,0x5B,0x70,0x00,0x03,0xFE,0x00,0x00,0x00, +0x00,0x7F,0xFF,0x01,0xFF,0x00,0x07,0xFF,0xFE,0x07, +0xFC,0x00,0x7F,0xFF,0xFE,0x1F,0xF0,0x03,0xFF,0xFF, +0xFC,0x7F,0xC0,0x1F,0xFF,0xFF,0xF9,0xFF,0x00,0xFF, +0xFF,0xFF,0xF7,0xFC,0x07,0xFF,0xFF,0xFF,0xFF,0xF0, +0x3F,0xFF,0x01,0xFF,0xFF,0xC1,0xFF,0xF0,0x01,0xFF, +0xFF,0x07,0xFF,0x00,0x01,0xFF,0xFC,0x3F,0xF8,0x00, +0x03,0xFF,0xF0,0xFF,0xC0,0x00,0x07,0xFF,0xE0,0xFF, +0xC0,0x00,0x01,0xFF,0xE3,0xFE,0x00,0x00,0x03,0xFF, +0x9F,0xF8,0x00,0x00,0x0F,0xFF,0x2F,0xF8,0x00,0x00, +0x03,0xFF,0x7F,0xC0,0x00,0x00,0x0F,0xFF,0x7F,0xE0, +0x00,0x00,0x03,0xFF,0x5F,0xF0,0x00,0x00,0x01,0xFF, +0x7F,0xC0,0x00,0x00,0x0F,0xFE,0x5F,0xF0,0x00,0x00, +0x07,0xFE,0x7F,0xE0,0x00,0x00,0x3F,0xF8,0xFF,0x80, +0x00,0x00,0xFF,0xE3,0xFE,0x00,0x00,0x07,0xFF,0x8F, +0xFC,0x00,0x00,0x1F,0xFE,0x1F,0xF8,0x00,0x00,0xFF, +0xF8,0x7F,0xF0,0x00,0x07,0xFF,0xE0,0xFF,0xE0,0x00, +0x3F,0xFF,0x83,0xFF,0xC0,0x03,0xFF,0xFE,0x07,0xFF, +0xE0,0x3F,0xFF,0xF8,0x0F,0xFF,0xFF,0xFF,0xFF,0xE0, +0x1F,0xFF,0xFF,0xFF,0xFF,0x80,0x3F,0xFF,0xFF,0xFB, +0xFE,0x00,0x7F,0xFF,0xFF,0xCF,0xF8,0x00,0xFF,0xFF, +0xFC,0x3F,0xE0,0x01,0xFF,0xFF,0xE0,0xFF,0x80,0x00, +0xFF,0xFE,0x03,0xFE,0x00,0x00,0x7F,0xC0,0x0F,0xFC, +0x00,0x00,0x00,0x00,0x07,0xFC,0x00,0x00,0x00,0x00, +0x1F,0xE0,0x00,0x00,0x00,0x00,0xFF,0x8F,0x80,0x00, +0x00,0x03,0xFE,0x3F,0xE0,0x00,0x00,0x0F,0xF8,0xFF, +0x80,0x00,0x00,0x7F,0xE3,0xFF,0x00,0x00,0x01,0xFF, +0x0F,0xFC,0x00,0x00,0x0F,0xFC,0x1F,0xF8,0x00,0x00, +0x7F,0xF0,0x7F,0xF0,0x00,0x03,0xFF,0x81,0xFF,0xE0, +0x00,0x3F,0xFE,0x03,0xFF,0xF0,0x07,0xFF,0xF0,0x0F, +0xFF,0xFF,0xFF,0xFF,0x80,0x1F,0xFF,0xFF,0xFF,0xFC, +0x00,0x3F,0xFF,0xFF,0xFF,0xE0,0x00,0x7F,0xFF,0xFF, +0xFF,0x00,0x00,0x7F,0xFF,0xFF,0xF8,0x00,0x00,0xFF, +0xFF,0xFF,0x80,0x00,0x00,0x7F,0xFF,0xF0,0x00,0x00, +0x00,0x1F,0xFC,0x00,0x00,0x0A,0xA4,0x1C,0x03,0x8D, +0xFF,0x80,0x00,0x00,0x00,0x37,0xFE,0x00,0x00,0x00, +0x00,0xBF,0xF8,0x00,0x00,0x00,0x01,0xFF,0x00,0x1F, +0xF0,0x00,0x3F,0xE0,0x1F,0xFF,0xE0,0x07,0xFC,0x0F, +0xFF,0xFF,0x00,0xFF,0x87,0xFF,0xFF,0xF0,0x1F,0xF1, +0xFF,0xFF,0xFF,0x03,0xFE,0x7F,0xFF,0xFF,0xF0,0x7F, +0xDF,0xFF,0xFF,0xFF,0x0F,0xFF,0xFF,0xFF,0xFF,0xF1, +0xFF,0xFF,0xC0,0x7F,0xFE,0x3F,0xFF,0xC0,0x03,0xFF, +0xE7,0xFF,0xE0,0x00,0x1F,0xFC,0xFF,0xF8,0x00,0x01, +0xFF,0x9F,0xFE,0x00,0x00,0x3F,0xF4,0x7F,0xF0,0x00, +0x00,0x7F,0xEF,0xFC,0x00,0x00,0x0F,0xFE,0x7F,0xF0, +0x00,0x00,0x1F,0xFD,0xFF,0x80,0x00,0x00,0x7F,0xF7, +0xFE,0x00,0x00,0x01,0xFF,0xDF,0xF8,0x00,0x00,0x07, +0xFF,0x7F,0xE0,0x00,0x00,0x1F,0xFC,0xFF,0x80,0x00, +0x00,0x7F,0xC0,0x02,0x64,0x1C,0x01,0x6D,0xFF,0xC7, +0xFF,0x40,0x14,0x00,0xDF,0xFE,0xFF,0xF7,0xFF,0xBF, +0xFD,0xFF,0xEF,0xFF,0x7F,0xF3,0xFF,0x04,0xEE,0xF3, +0x59,0x6D,0x00,0x3F,0xF0,0x00,0x7F,0xF4,0x00,0x00, +0x50,0x00,0x00,0xD0,0x03,0xFF,0xA0,0x07,0xFF,0x40, +0x0F,0xFE,0x80,0x1F,0xFD,0x00,0x3F,0xFA,0x00,0x7F, +0xF4,0x00,0xFF,0xE8,0x01,0xFF,0xB0,0x03,0xFE,0x00, +0x7F,0xF0,0x00,0xFF,0x88,0x3F,0xF8,0xFF,0xFF,0x8F, +0xFF,0xF1,0xFF,0xFF,0x1F,0xFF,0xE1,0xFF,0xFC,0x1F, +0xFF,0x81,0xFF,0xF0,0x0F,0xF8,0x00,0x0A,0xE4,0x18, +0x03,0x2D,0xFF,0x80,0x00,0x00,0x00,0x1B,0xFF,0x00, +0x00,0x00,0x00,0x33,0xFE,0x00,0x00,0x00,0x00,0x3F, +0xE0,0x00,0x01,0xFF,0xE3,0xFE,0x00,0x00,0x3F,0xFC, +0x3F,0xE0,0x00,0x07,0xFF,0x83,0xFE,0x00,0x00,0xFF, +0xF0,0x3F,0xE0,0x00,0x1F,0xFE,0x03,0xFE,0x00,0x03, +0xFF,0xC0,0x3F,0xE0,0x00,0x7F,0xF8,0x03,0xFE,0x00, +0x0F,0xFF,0x00,0x3F,0xE0,0x01,0xFF,0xE0,0x03,0xFE, +0x00,0x3F,0xFC,0x00,0x3F,0xE0,0x07,0xFF,0x80,0x03, +0xFE,0x00,0xFF,0xF0,0x00,0x3F,0xE0,0x3F,0xFE,0x00, +0x03,0xFE,0x07,0xFF,0xC0,0x00,0x3F,0xE0,0xFF,0xF8, +0x00,0x03,0xFE,0x1F,0xFF,0x00,0x00,0x3F,0xE3,0xFF, +0xE0,0x00,0x03,0xFE,0x7F,0xFC,0x00,0x00,0x3F,0xEF, +0xFF,0x80,0x00,0x03,0xFF,0xFF,0xF0,0x00,0x00,0x47, +0xFF,0xFF,0xF0,0x00,0x00,0x7F,0xFF,0xFF,0x80,0x00, +0x08,0xFF,0xFF,0xFF,0x80,0x00,0x0F,0xFF,0xFF,0xFC, +0x00,0x00,0xFF,0xFE,0xFF,0xC0,0x00,0x0F,0xFF,0x87, +0xFE,0x00,0x00,0xFF,0xF0,0x7F,0xF0,0x00,0x0F,0xFE, +0x03,0xFF,0x00,0x00,0xFF,0xC0,0x1F,0xF8,0x00,0x0F, +0xF8,0x01,0xFF,0xC0,0x00,0xFF,0x80,0x0F,0xFC,0x00, +0x0F,0xF8,0x00,0xFF,0xE0,0x00,0xFF,0x80,0x07,0xFF, +0x00,0x0F,0xF8,0x00,0x3F,0xF0,0x00,0xFF,0x80,0x03, +0xFF,0x80,0x0F,0xF8,0x00,0x1F,0xFC,0x00,0xFF,0x80, +0x00,0xFF,0xC0,0x0F,0xF8,0x00,0x0F,0xFE,0x00,0xFF, +0x80,0x00,0x7F,0xF0,0x0F,0xF8,0x00,0x03,0xFF,0x00, +0xFF,0x80,0x00,0x3F,0xF8,0x0F,0xF8,0x00,0x01,0xFF, +0x80,0xFF,0x80,0x00,0x0F,0xFC,0x0F,0xF8,0x00,0x00, +0xFF,0xE0,0xFF,0x80,0x00,0x07,0xFE,0x0F,0xF8,0x00, +0x00,0x3F,0xF0,0xFF,0x80,0x00,0x03,0xFF,0x8F,0xF8, +0x00,0x00,0x1F,0xF8,0xFF,0x80,0x00,0x01,0xFF,0xCF, +0xF8,0x00,0x00,0x0F,0xFE,0x02,0x64,0x1C,0x01,0x6D, +0xFF,0xEF,0xFF,0x7F,0xFB,0xFF,0xDF,0xFE,0xFF,0xF7, +0xFF,0xBF,0xFD,0xFF,0xEF,0xFE,0x3F,0xE0,0x11,0xDA, +0x98,0x05,0x40,0x00,0x00,0x7F,0xC0,0x00,0x00,0xFF, +0x80,0x07,0xFC,0x03,0xFF,0xF8,0x00,0x0F,0xFF,0xF0, +0x07,0xFC,0x0F,0xFF,0xFE,0x00,0x1F,0xFF,0xFC,0x07, +0xFC,0x1F,0xFF,0xFF,0x00,0x7F,0xFF,0xFE,0x07,0xFC, +0x3F,0xFF,0xFF,0x80,0xFF,0xFF,0xFF,0x07,0xFC,0x7F, +0xFF,0xFF,0xC1,0xFF,0xFF,0xFF,0x87,0xFC,0xFF,0xFF, +0xFF,0xC3,0xFF,0xFF,0xFF,0x87,0xFD,0xFF,0xFF,0xFF, +0xE7,0xFF,0xFF,0xFF,0xC7,0xFF,0xFE,0x03,0xFF,0xEF, +0xFC,0x07,0xFF,0xC7,0xFF,0xF8,0x00,0xFF,0xFF,0xE0, +0x01,0xFF,0xE7,0xFF,0xE0,0x00,0x7F,0xFF,0xC0,0x00, +0xFF,0xE7,0xFF,0xC0,0x00,0x3F,0xFF,0x80,0x00,0x7F, +0xE7,0xFF,0x80,0x00,0x1F,0xFF,0x00,0x00,0x3F,0xF7, +0xFF,0x00,0x00,0x1F,0xFE,0x00,0x00,0x3F,0xF7,0xFF, +0x00,0x00,0x1F,0xFE,0x00,0x00,0x1F,0xF9,0xFF,0xC0, +0x00,0x01,0xFF,0x80,0x00,0x03,0xFE,0xFF,0xC0,0x00, +0x01,0xFF,0x00,0x00,0x03,0xFF,0xBF,0xF0,0x00,0x00, +0x3F,0xE0,0x00,0x00,0x7F,0xF7,0xFE,0x00,0x00,0x07, +0xFC,0x00,0x00,0x0F,0xFE,0xFF,0xC0,0x00,0x00,0xFF, +0x80,0x00,0x01,0xFF,0xDF,0xF8,0x00,0x00,0x1F,0xF0, +0x00,0x00,0x3F,0xF9,0xFF,0x00,0x00,0x03,0xFE,0x00, +0x00,0x07,0xFC,0x0A,0x9A,0x9C,0x03,0x80,0x00,0x00, +0x7F,0xE0,0x00,0xFF,0x80,0x7F,0xFF,0x80,0x1F,0xF0, +0x3F,0xFF,0xFC,0x03,0xFE,0x1F,0xFF,0xFF,0xC0,0x7F, +0xC7,0xFF,0xFF,0xFC,0x0F,0xF9,0xFF,0xFF,0xFF,0xC1, +0xFF,0x7F,0xFF,0xFF,0xFC,0x3F,0xEF,0xFF,0xFF,0xFF, +0xC7,0xFF,0xFF,0x01,0xFF,0xF8,0xFF,0xFF,0x00,0x0F, +0xFF,0x9F,0xFF,0x80,0x00,0x7F,0xF3,0xFF,0xE0,0x00, +0x07,0xFE,0x7F,0xF8,0x00,0x00,0xFF,0xF1,0xFF,0xC0, +0x00,0x01,0xFF,0xBF,0xF0,0x00,0x00,0x3F,0xF9,0xFF, +0xC0,0x00,0x00,0x7F,0xF7,0xFE,0x00,0x00,0x01,0xFF, +0xDF,0xF8,0x00,0x00,0x07,0xFF,0x7F,0xE0,0x00,0x00, +0x1F,0xFD,0xFF,0x80,0x00,0x00,0x7F,0xF3,0xFE,0x00, +0x00,0x01,0xFF,0x0C,0x1B,0x13,0xFB,0x80,0x00,0x00, +0xFF,0xC0,0x00,0x00,0x00,0x07,0xFF,0xFE,0x00,0x00, +0x00,0x0F,0xFF,0xFF,0xC0,0x00,0x00,0x1F,0xFF,0xFF, +0xF8,0x00,0x00,0x3F,0xFF,0xFF,0xFE,0x00,0x00,0x3F, +0xFF,0xFF,0xFF,0xC0,0x00,0x3F,0xFF,0xFF,0xFF,0xF0, +0x00,0x3F,0xFF,0xFF,0xFF,0xFC,0x00,0x3F,0xFF,0x80, +0x7F,0xFF,0x00,0x1F,0xFE,0x00,0x0F,0xFF,0x80,0x1F, +0xFE,0x00,0x01,0xFF,0xE0,0x1F,0xFE,0x00,0x00,0x7F, +0xF8,0x0F,0xFC,0x00,0x00,0x1F,0xFC,0x0F,0xFE,0x00, +0x00,0x07,0xFF,0x07,0xFE,0x00,0x00,0x01,0xFF,0x83, +0xFE,0x00,0x00,0x00,0x7F,0xC3,0xFF,0x00,0x00,0x00, +0x3F,0xF4,0xBF,0xE0,0x00,0x00,0x01,0xFF,0x3F,0xF0, +0x00,0x00,0x00,0xFF,0xF7,0xFE,0x00,0x00,0x00,0x07, +0xFE,0xBF,0xE0,0x00,0x00,0x00,0x7F,0xDF,0xF0,0x00, +0x00,0x00,0x7F,0xEF,0xFC,0x00,0x00,0x00,0x3F,0xF8, +0x7F,0xC0,0x00,0x00,0x03,0xFE,0x3F,0xE0,0x00,0x00, +0x03,0xFF,0x1F,0xF8,0x00,0x00,0x01,0xFF,0x87,0xFC, +0x00,0x00,0x00,0xFF,0x83,0xFF,0x00,0x00,0x00,0xFF, +0xC1,0xFF,0xC0,0x00,0x00,0xFF,0xE0,0x7F,0xE0,0x00, +0x00,0xFF,0xE0,0x3F,0xF8,0x00,0x00,0xFF,0xF0,0x0F, +0xFF,0x00,0x00,0xFF,0xF0,0x03,0xFF,0xC0,0x00,0xFF, +0xF0,0x01,0xFF,0xFC,0x03,0xFF,0xF8,0x00,0x7F,0xFF, +0xFF,0xFF,0xF8,0x00,0x1F,0xFF,0xFF,0xFF,0xF8,0x00, +0x07,0xFF,0xFF,0xFF,0xF8,0x00,0x01,0xFF,0xFF,0xFF, +0xF8,0x00,0x00,0x3F,0xFF,0xFF,0xF0,0x00,0x00,0x07, +0xFF,0xFF,0xE0,0x00,0x00,0x00,0xFF,0xFF,0xC0,0x00, +0x00,0x00,0x07,0xFE,0x00,0x00,0x00,0x0B,0x64,0x9B, +0x63,0x80,0x00,0x00,0xFF,0x80,0x00,0x1F,0xF0,0x0F, +0xFF,0xC0,0x00,0x7F,0xC0,0xFF,0xFF,0xE0,0x01,0xFF, +0x07,0xFF,0xFF,0xC0,0x07,0xFC,0x7F,0xFF,0xFF,0x80, +0x1F,0xF1,0xFF,0xFF,0xFF,0x80,0x7F,0xCF,0xFF,0xFF, +0xFE,0x01,0xFF,0x7F,0xFF,0xFF,0xFC,0x07,0xFF,0xFF, +0x01,0xFF,0xF8,0x1F,0xFF,0xF0,0x01,0xFF,0xF0,0x7F, +0xFF,0x80,0x01,0xFF,0xC1,0xFF,0xFC,0x00,0x03,0xFF, +0x87,0xFF,0xE0,0x00,0x07,0xFE,0x1F,0xFF,0x00,0x00, +0x0F,0xFC,0x7F,0xF8,0x00,0x00,0x3F,0xF1,0xFF,0xC0, +0x00,0x00,0x7F,0xC7,0xFF,0x00,0x00,0x01,0xFF,0x9F, +0xFC,0x00,0x00,0x03,0xFE,0x8F,0xFC,0x00,0x00,0x01, +0xFF,0x3F,0xF0,0x00,0x00,0x07,0xFF,0xBF,0xF0,0x00, +0x00,0x01,0xFF,0xBF,0xF8,0x00,0x00,0x00,0xFF,0xBF, +0xE0,0x00,0x00,0x07,0xFD,0x3F,0xF8,0x00,0x00,0x03, +0xFE,0x8F,0xFE,0x00,0x00,0x03,0xFE,0x3F,0xF8,0x00, +0x00,0x1F,0xF8,0xFF,0xF0,0x00,0x00,0x7F,0xC3,0xFF, +0xE0,0x00,0x03,0xFF,0x0F,0xFF,0xC0,0x00,0x1F,0xF8, +0x3F,0xFF,0x80,0x00,0xFF,0xE0,0xFF,0xFF,0x00,0x0F, +0xFF,0x03,0xFF,0xFF,0x80,0xFF,0xF8,0x0F,0xFF,0xFF, +0xFF,0xFF,0xE0,0x3F,0xEF,0xFF,0xFF,0xFF,0x00,0xFF, +0xBF,0xFF,0xFF,0xF8,0x03,0xFE,0x7F,0xFF,0xFF,0xC0, +0x0F,0xF8,0x7F,0xFF,0xFC,0x00,0x3F,0xE0,0xFF,0xFF, +0xC0,0x00,0xFF,0x80,0xFF,0xFC,0x00,0x03,0xFE,0x00, +0xFF,0x80,0x00,0x1B,0xFF,0x00,0x00,0x00,0x00,0x0D, +0xFF,0x80,0x00,0x00,0x00,0x05,0xFF,0xC0,0x00,0x00, +0x00,0x00,0x0B,0x64,0x8F,0x63,0x70,0x00,0x03,0xFC, +0x00,0x00,0x00,0x00,0x7F,0xFE,0x01,0xFF,0x00,0x0F, +0xFF,0xFE,0x07,0xFC,0x00,0x7F,0xFF,0xFC,0x1F,0xF0, +0x07,0xFF,0xFF,0xF8,0x7F,0xC0,0x3F,0xFF,0xFF,0xF1, +0xFF,0x01,0xFF,0xFF,0xFF,0xE7,0xFC,0x07,0xFF,0xFF, +0xFF,0xDF,0xF0,0x3F,0xFF,0x03,0xFF,0xFF,0xC1,0xFF, +0xE0,0x01,0xFF,0xFF,0x07,0xFF,0x00,0x03,0xFF,0xFC, +0x3F,0xF8,0x00,0x07,0xFF,0xF0,0xFF,0xC0,0x00,0x0F, +0xFF,0xC7,0xFE,0x00,0x00,0x1F,0xFF,0x1F,0xF8,0x00, +0x00,0x3F,0xFC,0x7F,0xC0,0x00,0x00,0x7F,0xF3,0xFF, +0x00,0x00,0x01,0xFF,0xCF,0xF8,0x00,0x00,0x07,0xFF, +0x87,0xFC,0x00,0x00,0x01,0xFF,0xBF,0xF0,0x00,0x00, +0x07,0xFE,0xFF,0x80,0x00,0x00,0x1F,0xFE,0xFF,0xC0, +0x00,0x00,0x07,0xFE,0xBF,0xE0,0x00,0x00,0x03,0xFE, +0x7F,0xC0,0x00,0x00,0x0F,0xFC,0xBF,0xE0,0x00,0x00, +0x0F,0xFC,0xFF,0xC0,0x00,0x00,0x7F,0xF1,0xFF,0x00, +0x00,0x01,0xFF,0xC7,0xFE,0x00,0x00,0x0F,0xFF,0x0F, +0xF8,0x00,0x00,0x3F,0xFC,0x3F,0xF0,0x00,0x01,0xFF, +0xF0,0x7F,0xE0,0x00,0x0F,0xFF,0xC1,0xFF,0xC0,0x00, +0x7F,0xFF,0x03,0xFF,0xC0,0x07,0xFF,0xFC,0x07,0xFF, +0xC0,0x7F,0xFF,0xF0,0x1F,0xFF,0xFF,0xFF,0xFF,0xC0, +0x3F,0xFF,0xFF,0xFD,0xFF,0x00,0x7F,0xFF,0xFF,0xF7, +0xFC,0x00,0x7F,0xFF,0xFF,0x9F,0xF0,0x00,0xFF,0xFF, +0xF8,0x7F,0xC0,0x00,0xFF,0xFF,0xC1,0xFF,0x00,0x00, +0xFF,0xFC,0x07,0xFC,0x00,0x00,0x7F,0x80,0x1F,0xFD, +0x00,0x00,0x00,0x00,0x0F,0xFE,0x80,0x00,0x00,0x00, +0x07,0xFE,0xC0,0x00,0x00,0x00,0x03,0xFE,0x06,0xDA, +0x9C,0x02,0x10,0x00,0x0F,0xE0,0x7F,0x83,0xFF,0xC7, +0xF8,0x7F,0xFF,0x7F,0x8F,0xFF,0xF8,0xFF,0x3F,0xFF, +0xCF,0xF7,0xFF,0xFC,0xFF,0xFF,0xFF,0x8F,0xFF,0xF0, +0x78,0xFF,0xFC,0x01,0x0F,0xFF,0x80,0x00,0xFF,0xF0, +0x00,0x11,0xFF,0xC0,0x00,0x2F,0xFF,0x00,0x00,0x6F, +0xFC,0x00,0x00,0xDF,0xF8,0x00,0x01,0xBF,0xF0,0x00, +0x03,0x7F,0xE0,0x00,0x06,0x7F,0xC0,0x00,0x00,0x0A, +0xDB,0x0F,0xFB,0x20,0x00,0x0F,0xFE,0x00,0x00,0x00, +0x0F,0xFF,0xFC,0x00,0x00,0x03,0xFF,0xFF,0xF8,0x00, +0x00,0xFF,0xFF,0xFF,0xE0,0x00,0x1F,0xFF,0xFF,0xFF, +0x00,0x03,0xFF,0xFF,0xFF,0xF8,0x00,0x7F,0xFF,0xFF, +0xFF,0xC0,0x0F,0xFF,0xFF,0xFF,0xFC,0x00,0xFF,0xF8, +0x03,0xFF,0xE0,0x1F,0xFC,0x00,0x0F,0xFE,0x01,0xFF, +0x80,0x00,0x7F,0xF0,0x3F,0xF0,0x00,0x03,0xFF,0x03, +0xFE,0x00,0x00,0x1F,0xF0,0x3F,0xE0,0x00,0x01,0xFF, +0x83,0xFE,0x00,0x00,0x0F,0xF8,0x3F,0xE0,0x00,0x00, +0xF8,0x03,0xFF,0x00,0x00,0x00,0x00,0x3F,0xF8,0x00, +0x00,0x00,0x03,0xFF,0xC0,0x00,0x00,0x00,0x1F,0xFF, +0x00,0x00,0x00,0x01,0xFF,0xFF,0x00,0x00,0x00,0x0F, +0xFF,0xFF,0x00,0x00,0x00,0xFF,0xFF,0xFE,0x00,0x00, +0x07,0xFF,0xFF,0xFC,0x00,0x00,0x3F,0xFF,0xFF,0xF8, +0x00,0x01,0xFF,0xFF,0xFF,0xF0,0x00,0x07,0xFF,0xFF, +0xFF,0xC0,0x00,0x1F,0xFF,0xFF,0xFE,0x00,0x00,0x7F, +0xFF,0xFF,0xF0,0x00,0x00,0xFF,0xFF,0xFF,0x80,0x00, +0x00,0xFF,0xFF,0xFC,0x00,0x00,0x01,0xFF,0xFF,0xE0, +0x00,0x00,0x01,0xFF,0xFE,0x00,0x00,0x00,0x03,0xFF, +0xE0,0x00,0x00,0x00,0x0F,0xFF,0x00,0x00,0x00,0x00, +0x3F,0xF0,0x7C,0x00,0x00,0x03,0xFF,0x7F,0xC0,0x00, +0x00,0x1F,0xF7,0xFE,0x00,0x00,0x01,0xFF,0x87,0xFC, +0x00,0x00,0x03,0xFE,0x7F,0xE0,0x00,0x00,0x7F,0xC3, +0xFF,0x00,0x00,0x0F,0xFC,0x3F,0xF8,0x00,0x01,0xFF, +0xC3,0xFF,0xE0,0x00,0x3F,0xF8,0x1F,0xFF,0xC0,0x1F, +0xFF,0x80,0xFF,0xFF,0xFF,0xFF,0xF0,0x0F,0xFF,0xFF, +0xFF,0xFE,0x00,0x7F,0xFF,0xFF,0xFF,0xC0,0x03,0xFF, +0xFF,0xFF,0xF8,0x00,0x0F,0xFF,0xFF,0xFF,0x00,0x00, +0x7F,0xFF,0xFF,0xC0,0x00,0x00,0xFF,0xFF,0xE0,0x00, +0x00,0x00,0xFF,0xF0,0x00,0x00,0x06,0xA3,0x87,0xF9, +0xC0,0x00,0x08,0x00,0x00,0x07,0x00,0x00,0x01,0xE0, +0x00,0x00,0xFC,0x00,0x00,0x7F,0x80,0x1A,0x03,0xFE, +0x00,0x60,0x0F,0xF8,0x01,0xBF,0xFF,0xFF,0xF3,0xFF, +0xFF,0xFE,0xD0,0x1F,0xF0,0x03,0x40,0x7F,0xC0,0x0D, +0x01,0xFF,0x00,0x34,0x07,0xFC,0x00,0xD0,0x1F,0xF0, +0x00,0x03,0xFF,0x00,0x00,0x7F,0xF0,0x00,0x0F,0xFF, +0xFD,0x00,0x1F,0xFF,0xF4,0x00,0x3F,0xFF,0xE0,0x03, +0xFF,0xFC,0x00,0x1F,0xFF,0x80,0x00,0x7F,0xE0,0x0A, +0x9A,0x9F,0xFB,0x8D,0xFF,0x80,0x00,0x00,0x7F,0xF7, +0xFE,0x00,0x00,0x01,0xFF,0xDF,0xF8,0x00,0x00,0x07, +0xFF,0x7F,0xE0,0x00,0x00,0x1F,0xFC,0xFF,0x80,0x00, +0x00,0x7F,0xEB,0xFE,0x00,0x00,0x03,0xFF,0x8F,0xFC, +0x00,0x00,0x1F,0xFC,0xFF,0xC0,0x00,0x07,0xFF,0x9F, +0xF8,0x00,0x01,0xFF,0xF3,0xFF,0x80,0x00,0x7F,0xFE, +0x7F,0xFC,0x00,0x3F,0xFF,0xC7,0xFF,0xE0,0x3F,0xFF, +0xF8,0xFF,0xFF,0xFF,0xFD,0xFF,0x0F,0xFF,0xFF,0xFF, +0x3F,0xE0,0xFF,0xFF,0xFF,0xC7,0xFC,0x0F,0xFF,0xFF, +0xF0,0xFF,0x80,0xFF,0xFF,0xFC,0x1F,0xF0,0x0F,0xFF, +0xFE,0x03,0xFE,0x00,0x7F,0xFF,0x80,0x7F,0xC0,0x00, +0xFF,0x80,0x00,0x00,0x0B,0xDA,0x04,0x03,0x17,0xFE, +0x00,0x00,0x00,0x3F,0xF3,0xFE,0x00,0x00,0x00,0x3F, +0xF3,0xFE,0x00,0x00,0x00,0x3F,0xE3,0xFF,0x00,0x00, +0x00,0x7F,0xE8,0x3F,0xE0,0x00,0x00,0x0F,0xF8,0x3F, +0xF0,0x00,0x00,0x1F,0xF9,0x03,0xFE,0x00,0x00,0x03, +0xFE,0x03,0xFF,0x00,0x00,0x07,0xFE,0x20,0x3F,0xE0, +0x00,0x00,0xFF,0x80,0x1F,0xF0,0x00,0x01,0xFF,0x80, +0x1F,0xF0,0x00,0x01,0xFF,0x00,0x1F,0xF8,0x00,0x01, +0xFF,0x00,0x0F,0xF8,0x00,0x03,0xFF,0x00,0x0F,0xF8, +0x00,0x03,0xFE,0x00,0x0F,0xFC,0x00,0x03,0xFE,0x00, +0x07,0xFC,0x00,0x07,0xFE,0x00,0x07,0xFC,0x00,0x07, +0xFC,0x00,0x07,0xFE,0x00,0x07,0xFC,0x00,0x03,0xFE, +0x00,0x0F,0xFC,0x00,0x03,0xFE,0x00,0x0F,0xF8,0x04, +0x00,0x3F,0xE0,0x03,0xFF,0x00,0x00,0x3F,0xE0,0x03, +0xFE,0x00,0x80,0x03,0xFE,0x00,0xFF,0xC0,0x00,0x03, +0xFE,0x00,0xFF,0x80,0x10,0x00,0x3F,0xE0,0x3F,0xF0, +0x00,0x00,0x3F,0xE0,0x3F,0xE0,0x02,0x00,0x03,0xFE, +0x0F,0xFC,0x00,0x00,0x01,0xFE,0x0F,0xF8,0x00,0x40, +0x00,0x3F,0xE3,0xFF,0x00,0x00,0x00,0x1F,0xE3,0xFE, +0x00,0x08,0x00,0x03,0xFE,0xFF,0xC0,0x01,0x00,0x00, +0x3F,0xDF,0xF0,0x00,0x00,0x00,0x3F,0xFF,0xF0,0x00, +0x20,0x00,0x03,0xFF,0xFC,0x00,0x00,0x00,0x01,0xFF, +0xFC,0x00,0x04,0x00,0x00,0x3F,0xFF,0x00,0x00,0x00, +0x00,0x1F,0xFF,0x00,0x00,0x80,0x00,0x03,0xFF,0xC0, +0x00,0x00,0x00,0x01,0xFF,0xC0,0x00,0x00,0x11,0xDA, +0x00,0x04,0x78,0xFF,0x80,0x00,0x01,0xFF,0x00,0x00, +0x03,0xFE,0xFF,0xC0,0x00,0x01,0xFF,0x80,0x00,0x07, +0xFF,0x0F,0xF8,0x00,0x00,0x7F,0xF0,0x00,0x00,0xFF, +0x8F,0xF8,0x00,0x00,0x7F,0xF0,0x00,0x01,0xFF,0x8F, +0xFC,0x00,0x00,0xFF,0xF8,0x00,0x01,0xFF,0xA0,0xFF, +0x80,0x00,0x1F,0xFF,0x00,0x00,0x3F,0xE0,0xFF,0xC0, +0x00,0x1F,0xFF,0x80,0x00,0x7F,0xE4,0x0F,0xF8,0x00, +0x07,0xFF,0xF0,0x00,0x0F,0xF8,0x0F,0xFC,0x00,0x07, +0xF7,0xF0,0x00,0x1F,0xF8,0x07,0xFC,0x00,0x07,0xF7, +0xF8,0x00,0x1F,0xF0,0x80,0xFF,0x80,0x01,0xFE,0xFF, +0x00,0x03,0xFE,0x00,0xFF,0xC0,0x01,0xFC,0x7F,0x00, +0x07,0xFE,0x10,0x0F,0xF8,0x00,0x7F,0x8F,0xF0,0x00, +0xFF,0x80,0x0F,0xFC,0x00,0x7F,0x8F,0xF0,0x01,0xFF, +0x80,0x07,0xFC,0x00,0x7F,0x07,0xF0,0x01,0xFF,0x00, +0x07,0xFC,0x00,0xFF,0x07,0xF8,0x01,0xFF,0x00,0x07, +0xFC,0x00,0xFF,0x07,0xF8,0x03,0xFF,0x00,0x03,0xFE, +0x00,0xFF,0x07,0xF8,0x03,0xFE,0x00,0x03,0xFE,0x00, +0xFE,0x03,0xFC,0x03,0xFE,0x00,0x03,0xFE,0x01,0xFE, +0x03,0xFC,0x03,0xFE,0x00,0x03,0xFF,0x01,0xFE,0x03, +0xFC,0x07,0xFE,0x00,0x01,0xFF,0x01,0xFC,0x03,0xFC, +0x07,0xFC,0x00,0x01,0xFF,0x03,0xFC,0x01,0xFE,0x07, +0xFC,0x00,0x01,0xFF,0x03,0xFC,0x01,0xFE,0x0F,0xFC, +0x00,0x00,0xFF,0x83,0xFC,0x01,0xFE,0x0F,0xF8,0x00, +0x00,0xFF,0x83,0xF8,0x01,0xFE,0x0F,0xF8,0x00,0x00, +0xFF,0x87,0xF8,0x00,0xFF,0x0F,0xF8,0x00,0x00,0x7F, +0x87,0xF8,0x00,0xFF,0x1F,0xF0,0x00,0x00,0x7F,0xC7, +0xF8,0x00,0xFF,0x1F,0xF0,0x00,0x00,0x7F,0xC7,0xF0, +0x00,0xFF,0x1F,0xF0,0x00,0x00,0x7F,0xCF,0xF0,0x00, +0x7F,0xBF,0xF0,0x00,0x00,0x3F,0xCF,0xF0,0x00,0x7F, +0xBF,0xE0,0x00,0x00,0x3F,0xEF,0xF0,0x00,0x7F,0xBF, +0xE0,0x00,0x00,0x3F,0xEF,0xE0,0x00,0x3F,0xBF,0xE0, +0x02,0x40,0x03,0xFF,0xFC,0x00,0x07,0xFF,0xF8,0x00, +0x48,0x00,0x3F,0xFF,0x00,0x00,0x7F,0xFE,0x00,0x00, +0x00,0x3F,0xFF,0x00,0x00,0x7F,0xFC,0x00,0x09,0x00, +0x03,0xFF,0xC0,0x00,0x07,0xFF,0x80,0x00,0x00,0x01, +0xFF,0xC0,0x00,0x07,0xFF,0x00,0x00,0x00,0x01,0xFF, +0x80,0x00,0x03,0xFF,0x00,0x00,0x0B,0xDA,0x04,0x03, +0x13,0xFF,0x80,0x00,0x00,0x3F,0xF1,0xFF,0xC0,0x00, +0x00,0x7F,0xF0,0xFF,0xE0,0x00,0x00,0xFF,0xE0,0xFF, +0xE0,0x00,0x01,0xFF,0xC0,0x7F,0xF0,0x00,0x01,0xFF, +0xC0,0x3F,0xF8,0x00,0x03,0xFF,0x80,0x3F,0xF8,0x00, +0x07,0xFF,0x00,0x1F,0xFC,0x00,0x07,0xFF,0x00,0x0F, +0xFE,0x00,0x0F,0xFE,0x00,0x0F,0xFE,0x00,0x1F,0xFC, +0x00,0x07,0xFF,0x00,0x1F,0xF8,0x00,0x03,0xFF,0x80, +0x3F,0xF8,0x00,0x03,0xFF,0x80,0x7F,0xF0,0x00,0x01, +0xFF,0xC0,0xFF,0xE0,0x00,0x00,0xFF,0xE0,0xFF,0xE0, +0x00,0x00,0xFF,0xE1,0xFF,0xC0,0x00,0x00,0x7F,0xF3, +0xFF,0x80,0x00,0x00,0x3F,0xFB,0xFF,0x00,0x00,0x00, +0x1F,0xFF,0xFF,0x00,0x00,0x00,0x1F,0xFF,0xFE,0x00, +0x00,0x00,0x0F,0xFF,0xFC,0x00,0x00,0x00,0x07,0xFF, +0xFC,0x00,0x00,0x00,0x07,0xFF,0xF8,0x00,0x00,0x00, +0x03,0xFF,0xF0,0x00,0x09,0x00,0x00,0x3F,0xFC,0x00, +0x00,0x00,0x00,0x7F,0xFC,0x00,0x00,0x00,0x00,0x7F, +0xFE,0x00,0x00,0x00,0x00,0xFF,0xFF,0x00,0x00,0x00, +0x01,0xFF,0xFF,0x00,0x00,0x00,0x01,0xFF,0xFF,0x80, +0x00,0x00,0x03,0xFF,0xFF,0xC0,0x00,0x00,0x07,0xFF, +0xFF,0xC0,0x00,0x00,0x0F,0xFE,0xFF,0xE0,0x00,0x00, +0x0F,0xFE,0x7F,0xF0,0x00,0x00,0x1F,0xFC,0x3F,0xF8, +0x00,0x00,0x3F,0xF8,0x3F,0xF8,0x00,0x00,0x3F,0xF0, +0x1F,0xFC,0x00,0x00,0x7F,0xF0,0x0F,0xFE,0x00,0x00, +0xFF,0xE0,0x0F,0xFE,0x00,0x01,0xFF,0xC0,0x07,0xFF, +0x00,0x01,0xFF,0xC0,0x03,0xFF,0x80,0x03,0xFF,0x80, +0x03,0xFF,0x80,0x07,0xFF,0x00,0x01,0xFF,0xC0,0x07, +0xFE,0x00,0x00,0xFF,0xE0,0x0F,0xFE,0x00,0x00,0xFF, +0xE0,0x1F,0xFC,0x00,0x00,0x7F,0xF1,0x07,0xFF,0x00, +0x00,0x07,0xFF,0x0F,0xFE,0x00,0x00,0x03,0xFF,0x9F, +0xFC,0x00,0x00,0x01,0xFF,0xC0,0x0B,0xE4,0x87,0x5B, +0x17,0xFE,0x00,0x00,0x00,0x1F,0xF8,0x7F,0xC0,0x00, +0x00,0x07,0xFE,0x7F,0xE0,0x00,0x00,0x07,0xFD,0x07, +0xFC,0x00,0x00,0x01,0xFF,0x87,0xFE,0x00,0x00,0x01, +0xFF,0x03,0xFE,0x00,0x00,0x03,0xFF,0x20,0x7F,0xE0, +0x00,0x00,0x7F,0xC0,0x3F,0xE0,0x00,0x00,0xFF,0xC0, +0x3F,0xF0,0x00,0x00,0xFF,0x84,0x03,0xFE,0x00,0x00, +0x3F,0xF0,0x03,0xFF,0x00,0x00,0x3F,0xE0,0x80,0x3F, +0xE0,0x00,0x0F,0xFC,0x00,0x3F,0xF0,0x00,0x0F,0xF8, +0x00,0x1F,0xF0,0x00,0x1F,0xF8,0x00,0x1F,0xF0,0x00, +0x1F,0xF0,0x00,0x1F,0xF8,0x00,0x1F,0xF0,0x00,0x0F, +0xF8,0x00,0x3F,0xF0,0x00,0x0F,0xF8,0x00,0x3F,0xE0, +0x10,0x00,0xFF,0x80,0x0F,0xFC,0x00,0x00,0xFF,0x80, +0x0F,0xF8,0x00,0x00,0x7F,0xC0,0x1F,0xF8,0x00,0x00, +0x7F,0xC0,0x1F,0xF0,0x00,0x00,0x7F,0xE0,0x1F,0xF0, +0x00,0x00,0x3F,0xE0,0x3F,0xF0,0x00,0x00,0x3F,0xE0, +0x3F,0xE0,0x00,0x00,0x3F,0xF0,0x7F,0xE0,0x00,0x00, +0x1F,0xF0,0x7F,0xE0,0x00,0x00,0x1F,0xF0,0x7F,0xC0, +0x02,0x00,0x01,0xFF,0x1F,0xF8,0x00,0x00,0x01,0xFF, +0x1F,0xF0,0x00,0x00,0x00,0xFF,0x3F,0xF0,0x00,0x40, +0x00,0x1F,0xF7,0xFC,0x00,0x00,0x00,0x0F,0xFF,0xFC, +0x00,0x08,0x00,0x01,0xFF,0xFF,0x00,0x00,0x00,0x00, +0xFF,0xFF,0x00,0x01,0x00,0x00,0x1F,0xFF,0xC0,0x00, +0x00,0x00,0x0F,0xFF,0xC0,0x00,0x00,0x00,0x0F,0xFF, +0x80,0x00,0x00,0x00,0x07,0xFF,0x80,0x00,0x20,0x00, +0x00,0xFF,0xE0,0x00,0x00,0x00,0x00,0x7F,0xE0,0x00, +0x04,0x00,0x00,0x0F,0xF8,0x00,0x00,0x00,0x00,0x1F, +0xF8,0x00,0x00,0x80,0x00,0x03,0xFE,0x00,0x00,0x00, +0x00,0x07,0xFE,0x00,0x00,0x10,0x00,0x00,0xFF,0x80, +0x00,0x02,0x00,0x00,0x3F,0xE0,0x00,0x00,0x00,0x00, +0x7F,0xE0,0x00,0x00,0x00,0x00,0xFF,0xC0,0x00,0x00, +0x01,0x03,0xFF,0xC0,0x00,0x00,0x01,0xFF,0xFF,0x80, +0x00,0x00,0x40,0x3F,0xFF,0xE0,0x00,0x00,0x00,0x1F, +0xFF,0xC0,0x00,0x00,0x00,0x1F,0xFF,0x80,0x00,0x00, +0x00,0x1F,0xFF,0x00,0x00,0x00,0x00,0x1F,0xFE,0x00, +0x00,0x00,0x00,0x07,0xF0,0x00,0x00,0x00,0x00,0x0B, +0x5A,0x08,0x03,0x1D,0x1F,0xFF,0xFF,0xFF,0xFF,0xF0, +0x7F,0xFF,0xFF,0xE7,0xFF,0x80,0x00,0x00,0x00,0x3F, +0xFC,0x00,0x00,0x00,0x01,0xFF,0xE0,0x00,0x00,0x00, +0x07,0xFF,0x00,0x00,0x00,0x00,0x3F,0xF8,0x00,0x00, +0x00,0x01,0xFF,0xC0,0x00,0x00,0x00,0x0F,0xFF,0x00, +0x00,0x00,0x00,0x7F,0xF8,0x00,0x00,0x00,0x03,0xFF, +0xC0,0x00,0x00,0x00,0x0F,0xFE,0x00,0x00,0x00,0x00, +0x7F,0xF0,0x00,0x00,0x00,0x03,0xFF,0x80,0x00,0x00, +0x00,0x1F,0xFE,0x00,0x00,0x00,0x00,0xFF,0xF0,0x00, +0x00,0x00,0x07,0xFF,0x80,0x00,0x00,0x00,0x1F,0xFC, +0x00,0x00,0x00,0x00,0xFF,0xE0,0x00,0x00,0x00,0x07, +0xFF,0x00,0x00,0x00,0x00,0x3F,0xFC,0x00,0x00,0x00, +0x01,0xFF,0xE0,0x00,0x00,0x00,0x0F,0xFF,0x00,0x00, +0x00,0x00,0x7F,0xF8,0x00,0x00,0x00,0x01,0xFF,0xC0, +0x00,0x00,0x00,0x0F,0xFE,0x00,0x00,0x00,0x00,0x7F, +0xF0,0x00,0x00,0x00,0x03,0xFF,0xC0,0x00,0x00,0x00, +0x1F,0xFE,0x00,0x00,0x00,0x00,0xFF,0xF0,0x00,0x00, +0x00,0x03,0xFF,0x80,0x00,0x00,0x00,0x1F,0xFC,0x00, +0x00,0x00,0x00,0xFF,0xE0,0x00,0x00,0x00,0x07,0xFF, +0x80,0x00,0x00,0x00,0x3F,0xFC,0x00,0x00,0x00,0x01, +0xFF,0xE0,0x00,0x00,0x00,0x0F,0xFF,0x00,0x00,0x00, +0x00,0x3F,0xF8,0x00,0x00,0x00,0x01,0xFF,0xC0,0x00, +0x00,0x00,0x0F,0xFE,0x3F,0xFF,0xFF,0xFF,0xEF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xC0,0x07,0x6F,0x0B,0x5A,0x10, +0x00,0x00,0x7F,0xC0,0x00,0x0F,0xFF,0x00,0x00,0xFF, +0xFC,0x00,0x07,0xFF,0xF0,0x00,0x3F,0xFF,0xE0,0x00, +0x3F,0xFF,0xF0,0x00,0x3F,0xFF,0xF0,0x00,0xFF,0xF0, +0x00,0x07,0xFF,0x00,0x80,0x03,0xFF,0x00,0x68,0x01, +0xFF,0x00,0x34,0x00,0xFF,0x80,0x1A,0x00,0x7F,0xC0, +0x0A,0x00,0x7F,0xC0,0x00,0x03,0xFE,0x00,0x00,0x1F, +0xF8,0x00,0x00,0x7F,0xC0,0x00,0x07,0xFF,0x00,0x00, +0x7F,0xF8,0x00,0x0F,0xFF,0xC0,0x00,0x3F,0xFE,0x00, +0x00,0xFF,0xE0,0x00,0x04,0x7F,0xC0,0x00,0x01,0xFF, +0xC0,0x00,0x07,0xFF,0xC0,0x00,0x1F,0xFF,0x80,0x00, +0x0F,0xFF,0x00,0x00,0x0F,0xFE,0x00,0x00,0x0F,0xF8, +0x00,0x00,0x3F,0xF0,0x00,0x00,0x7F,0xC0,0x02,0x80, +0x1F,0xF0,0x00,0x00,0x3F,0xC0,0x06,0x80,0x1F,0xF0, +0x03,0x40,0x0F,0xF8,0x01,0x80,0x07,0xFC,0x00,0x00, +0x1F,0xF8,0x00,0x00,0x3F,0xE0,0x00,0x00,0xFF,0xC0, +0x00,0x03,0xFF,0xC0,0x00,0x0F,0xFF,0xFE,0x00,0x03, +0xFF,0xFF,0x00,0x00,0xFF,0xFF,0x00,0x01,0xFF,0xFC, +0x00,0x01,0xFF,0xF0,0x00,0x03,0xFF,0xC0,0x00,0x01, +0xFF,0x02,0x2F,0x27,0x51,0xAD,0xFF,0xDF,0xFD,0xFF, +0xDF,0xFD,0xFF,0xDF,0xFD,0xFF,0xDF,0xFD,0xFF,0xDF, +0xFD,0xFF,0xDF,0xFD,0xFF,0x9F,0xF0,0x07,0x6F,0x0B, +0x5A,0x17,0xFC,0x00,0x00,0x1F,0xFE,0x00,0x00,0x7F, +0xFC,0x00,0x01,0xFF,0xFC,0x00,0x08,0xFF,0xFF,0x00, +0x04,0x7F,0xFF,0xC0,0x01,0xFF,0xFF,0x80,0x00,0x1F, +0xFE,0x00,0x00,0x1F,0xF8,0x00,0x00,0x3F,0xE0,0x03, +0x40,0x0F,0xF8,0x01,0xA0,0x07,0xFC,0x00,0xD0,0x03, +0xFE,0x00,0x00,0x0F,0xF8,0x01,0x40,0x03,0xFE,0x00, +0x80,0x00,0xFF,0x80,0x00,0x01,0xFF,0x00,0x00,0x07, +0xFF,0x00,0x00,0x0F,0xFF,0x00,0x00,0x1F,0xFF,0x80, +0x00,0x3F,0xFE,0x00,0x00,0x3F,0xFC,0x00,0x00,0x07, +0xFC,0x00,0x00,0x7F,0xF0,0x00,0x07,0xFF,0xC0,0x00, +0x3F,0xFF,0x00,0x01,0xFF,0xE0,0x00,0x0F,0xFE,0x08, +0x00,0x0F,0xFC,0x00,0x00,0x7F,0xE0,0x10,0x00,0x3F, +0xE0,0x08,0x00,0x3F,0xF0,0x06,0x80,0x1F,0xF0,0x03, +0x40,0x0F,0xF8,0x01,0xA0,0x07,0xFC,0x00,0x80,0x07, +0xFE,0x00,0x00,0x3F,0xF8,0x00,0x03,0xFF,0xC0,0x04, +0x7F,0xFF,0xE0,0x02,0x3F,0xFF,0xE0,0x00,0xFF,0xFF, +0x00,0x03,0xFF,0xF8,0x00,0x0F,0xFF,0xC0,0x00,0x3F, +0xFC,0x00,0x00,0xFF,0x80,0x00,0x00,0x0C,0x89,0x10, +0xCB,0xA0,0x01,0xFE,0x00,0x00,0x00,0x00,0x01,0xFF, +0xF8,0x00,0x00,0x00,0x40,0xFF,0xFF,0xC0,0x00,0x00, +0x18,0x3F,0xFF,0xFF,0x00,0x00,0x07,0x0F,0xFF,0xFF, +0xF8,0x00,0x01,0xE3,0xFF,0xFF,0xFF,0xC0,0x00,0xFC, +0xFF,0xFF,0xFF,0xFE,0x00,0x3F,0xBF,0xFF,0xFF,0xFF, +0xF0,0x3F,0xF8,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xDF, +0xF0,0x1F,0xFF,0xFF,0xFF,0xFB,0xF8,0x00,0x7F,0xFF, +0xFF,0xFE,0x7E,0x00,0x03,0xFF,0xFF,0xFF,0x8F,0x00, +0x00,0x1F,0xFF,0xFF,0xE1,0xC0,0x00,0x00,0xFF,0xFF, +0xF8,0x30,0x00,0x00,0x07,0xFF,0xFE,0x04,0x00,0x00, +0x00,0x3F,0xFF,0x00,0x00,0x00,0x00,0x00,0xFF,0x00, +0x00,}; +/* font data size: 23001 bytes */ + +static const unsigned char Arial_72_index[] = { +0x00,0x00,0x00,0x14,0x00,0xE8,0x03,0xC0,0x28, +0xE0,0xB9,0xC2,0xB9,0x07,0x85,0x0F,0x26,0x21,0x00, +0x47,0x30,0x95,0x11,0x31,0x42,0x67,0x84,0xD5,0x09, +0xB2,0x14,0xC0,0x2D,0x20,0x5E,0x00,0xD3,0x01,0xD5, +0xE3,0xF1,0x48,0x73,0x92,0x5E,0x26,0x78,0x52,0x74, +0xB0,0x81,0x62,0x42,0xC8,0x85,0xD7,0x4B,0xC4,0x18, +0xA1,0x33,0x92,0x77,0xF0,0xFB,0xC2,0x0F,0x34,0x52, +0x89,0x02,0xD2,0x3A,0x24,0xCD,0x4D,0x0C,0x9B,0x95, +0x37,0xEA,0x78,0x75,0x34,0x2A,0x7B,0xD5,0xCB,0x2D, +0x0E,0x5D,0xAC,0xBF,0x91,0x8D,0xAB,0x39,0xC6,0xB0, +0x4D,0x78,0xDB,0x56,0x38,0xA9,0x76,0xDC,0xF6,0x19, +0xF7,0xB4,0x0A,0xF8,0x1B,0xD0,0x63,0x20,0xDD,0xC2, +0x38,0x84,0x8B,0x09,0x9E,0x1C,0xFC,0x49,0xE8,0xB2, +0x11,0xA2,0x63,0xCB,0x47,0xF3,0x92,0x9B,0x27,0x5E, +0x4F,0x7C,0xA3,0x59,0x6B,0xF2,0xDD,0xA6,0x21,0xCC, +0xBB,0x9B,0x87,0x3B,0x0A,0x7E,0x65,0x01,0x3A,0x27, +0x94,0x63,0xE9,0x01,0x52,0xF6,0xA8,0xCD,0x56,0x4A, +0xB7,0x9D,0x7D,0xFB,0x13,0x36,0x2C,0xEC,0xB3,0x80, +}; +/* font index size: 179 bytes */ + +const ILI9341_t3_font_t Arial_72 = { + Arial_72_index, + 0, + Arial_72_data, + 1, + 0, + 32, + 126, + 0, + 0, + 15, + 7, + 7, + 5, + 7, + 7, + 111, + 72 +}; + + + +static const unsigned char Arial_96_data[] = { +0x00,0x00,0x00,0x00,0x94,0x03,0x2F,0xAC,0x00,0x8B, +0x7F,0xFF,0x7F,0xFF,0x7F,0xFF,0x7F,0xFE,0x3F,0xFF, +0x5F,0xFB,0x5F,0xFA,0x5F,0xFB,0x4F,0xF3,0x4F,0xF2, +0x4F,0xF0,0x3F,0x9A,0x3F,0x01,0xF8,0xD0,0x00,0x90, +0x00,0xDF,0xFF,0xBF,0xFF,0x09,0x11,0x18,0xF4,0xBF, +0x7F,0xFC,0x00,0x3F,0xFF,0x7F,0xFC,0x00,0x3F,0xFE, +0xFF,0xFC,0x00,0x3F,0xFF,0x1F,0xF8,0x00,0x1F,0xF8, +0x7F,0xC0,0x00,0x7F,0xD6,0x7F,0x80,0x00,0x7F,0x81, +0xFC,0x00,0x03,0xFC,0x0F,0xE0,0x00,0x0F,0xC0,0x7E, +0x00,0x00,0x7E,0x00,0x12,0x6F,0x80,0x01,0x28,0x00, +0x00,0x00,0x7F,0xF8,0x00,0x03,0xFF,0xC0,0x00,0x00, +0x00,0x1F,0xFE,0x00,0x01,0xFF,0xF0,0x00,0x00,0x00, +0x0F,0xFF,0x80,0x00,0x7F,0xF8,0x09,0x00,0x00,0x00, +0x7F,0xF8,0x00,0x03,0xFF,0xC0,0x00,0x00,0x00,0x1F, +0xFE,0x00,0x01,0xFF,0xF0,0x00,0x00,0x00,0x0F,0xFF, +0x80,0x00,0x7F,0xF8,0x04,0x80,0x00,0x00,0x7F,0xF8, +0x00,0x03,0xFF,0xC0,0x00,0x00,0x00,0x1F,0xFE,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x0F,0xFF,0x80,0x00, +0x7F,0xF8,0x02,0x40,0x00,0x00,0x7F,0xF8,0x00,0x03, +0xFF,0xC0,0x00,0x00,0x00,0x1F,0xFE,0x00,0x01,0xFF, +0xF0,0x00,0x00,0x00,0x0F,0xFF,0x80,0x00,0x7F,0xF8, +0x01,0x00,0x00,0x00,0x7F,0xF8,0x00,0x03,0xFF,0xC0, +0x00,0x00,0x00,0x1F,0xFE,0x00,0x01,0xFF,0xF0,0x00, +0x00,0x00,0x0F,0xFF,0x80,0x00,0x7F,0xF8,0x00,0x90, +0x00,0x00,0x7F,0xF8,0x00,0x03,0xFF,0xC0,0x00,0x00, +0x00,0x1F,0xFE,0x00,0x01,0xFF,0xF0,0x01,0xBF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFB,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x80,0x00,0x0F, +0xFF,0x00,0x00,0x7F,0xF8,0x00,0x00,0x00,0x03,0xFF, +0xC0,0x00,0x3F,0xFE,0x00,0x00,0x00,0x01,0xFF,0xF0, +0x00,0x0F,0xFF,0x00,0x01,0x20,0x00,0x0F,0xFF,0x00, +0x00,0x7F,0xF8,0x00,0x00,0x00,0x03,0xFF,0xC0,0x00, +0x3F,0xFE,0x00,0x00,0x00,0x01,0xFF,0xF0,0x00,0x0F, +0xFF,0x00,0x00,0x90,0x00,0x0F,0xFF,0x00,0x00,0x7F, +0xF8,0x00,0x00,0x00,0x03,0xFF,0xC0,0x00,0x3F,0xFE, +0x00,0x00,0x00,0x01,0xFF,0xF0,0x00,0x0F,0xFF,0x00, +0x00,0x48,0x00,0x0F,0xFF,0x00,0x00,0x7F,0xF8,0x00, +0x00,0x00,0x03,0xFF,0xC0,0x00,0x3F,0xFE,0x00,0x00, +0x00,0x01,0xFF,0xF0,0x00,0x0F,0xFF,0x00,0x00,0x20, +0x00,0x0F,0xFF,0x00,0x00,0x7F,0xF8,0x00,0x01,0xBF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFB,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xC8,0x00, +0xFF,0xF0,0x00,0x07,0xFF,0x80,0x00,0x00,0x00,0x3F, +0xFC,0x00,0x03,0xFF,0xE0,0x00,0x00,0x00,0x1F,0xFF, +0x00,0x00,0xFF,0xF0,0x00,0x00,0x20,0x00,0xFF,0xF0, +0x00,0x07,0xFF,0x80,0x00,0x00,0x00,0x3F,0xFC,0x00, +0x03,0xFF,0xE0,0x00,0x00,0x00,0x1F,0xFF,0x00,0x00, +0xFF,0xF0,0x00,0x00,0x12,0x00,0xFF,0xF0,0x00,0x07, +0xFF,0x80,0x00,0x00,0x00,0x3F,0xFC,0x00,0x03,0xFF, +0xE0,0x00,0x00,0x00,0x1F,0xFF,0x00,0x00,0xFF,0xF0, +0x00,0x00,0x09,0x00,0xFF,0xF0,0x00,0x07,0xFF,0x80, +0x00,0x00,0x00,0x3F,0xFC,0x00,0x03,0xFF,0xE0,0x00, +0x00,0x00,0x1F,0xFF,0x00,0x00,0xFF,0xF0,0x00,0x00, +0x04,0x80,0xFF,0xF0,0x00,0x07,0xFF,0x80,0x00,0x00, +0x00,0x3F,0xFC,0x00,0x03,0xFF,0xE0,0x00,0x00,0x00, +0x1F,0xFF,0x00,0x00,0xFF,0xF0,0x00,0x00,0x00,0x07, +0xFF,0x80,0x00,0x3F,0xFC,0x00,0x00,0x00,0x0F,0xFA, +0x1B,0xCD,0x2A,0xC0,0x00,0x00,0x03,0xF8,0x00,0x00, +0x00,0x00,0x00,0x00,0x3F,0xFF,0x00,0x00,0x00,0x00, +0x00,0x03,0xFF,0xFF,0xF8,0x00,0x00,0x00,0x00,0x1F, +0xFF,0xFF,0xFE,0x00,0x00,0x00,0x00,0x7F,0xFF,0xFF, +0xFF,0xC0,0x00,0x00,0x01,0xFF,0xFF,0xFF,0xFF,0xE0, +0x00,0x00,0x07,0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x00, +0x0F,0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x00,0x1F,0xFF, +0xFF,0xFF,0xFF,0xFE,0x00,0x00,0x3F,0xFF,0xFF,0xFF, +0xFF,0xFF,0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0xFF, +0x80,0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0xFF,0xC0,0x00, +0xFF,0xFF,0xF3,0xFF,0xFF,0xFF,0xC0,0x01,0xFF,0xFF, +0x83,0xF9,0xFF,0xFF,0xE0,0x01,0xFF,0xFE,0x03,0xF8, +0x3F,0xFF,0xF0,0x03,0xFF,0xF8,0x03,0xF8,0x0F,0xFF, +0xF0,0x03,0xFF,0xF0,0x03,0xF8,0x07,0xFF,0xF8,0x07, +0xFF,0xE0,0x03,0xF8,0x01,0xFF,0xF8,0x07,0xFF,0xC0, +0x03,0xF8,0x01,0xFF,0xF8,0x07,0xFF,0xC0,0x03,0xF8, +0x00,0xFF,0xFC,0x07,0xFF,0x80,0x03,0xF8,0x00,0x7F, +0xFC,0x0F,0xFF,0x80,0x03,0xF8,0x00,0x7F,0xFC,0x49, +0xFF,0xE0,0x00,0x7F,0x00,0x07,0xFF,0xC1,0xFF,0xE0, +0x00,0x7F,0x00,0x03,0xFE,0x01,0xFF,0xE0,0x00,0x7F, +0x00,0x03,0x80,0x09,0x3F,0xFC,0x00,0x0F,0xE0,0x00, +0x00,0x01,0x07,0xFF,0xC0,0x01,0xFC,0x00,0x00,0x00, +0x03,0xFF,0xC0,0x01,0xFC,0x00,0x00,0x00,0x20,0x7F, +0xFC,0x00,0x3F,0x80,0x00,0x00,0x00,0x7F,0xFE,0x00, +0x3F,0x80,0x00,0x00,0x00,0x3F,0xFF,0x00,0x3F,0x80, +0x00,0x00,0x00,0x3F,0xFF,0xC0,0x3F,0x80,0x00,0x00, +0x00,0x1F,0xFF,0xE0,0x3F,0x80,0x00,0x00,0x00,0x1F, +0xFF,0xFC,0x3F,0x80,0x00,0x00,0x00,0x0F,0xFF,0xFF, +0xBF,0x80,0x00,0x00,0x04,0x00,0xFF,0xFF,0xFF,0xF0, +0x00,0x00,0x00,0x00,0x7F,0xFF,0xFF,0xFE,0x00,0x00, +0x00,0x00,0x3F,0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x00, +0x0F,0xFF,0xFF,0xFF,0xFC,0x00,0x00,0x00,0x07,0xFF, +0xFF,0xFF,0xFF,0x00,0x00,0x00,0x01,0xFF,0xFF,0xFF, +0xFF,0xC0,0x00,0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xF0, +0x00,0x00,0x00,0x1F,0xFF,0xFF,0xFF,0xFC,0x00,0x00, +0x00,0x07,0xFF,0xFF,0xFF,0xFE,0x00,0x00,0x00,0x00, +0xFF,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x1F,0xFF, +0xFF,0xFF,0x80,0x00,0x00,0x00,0x07,0xFF,0xFF,0xFF, +0xC0,0x00,0x00,0x00,0x07,0xFF,0xFF,0xFF,0xE0,0x00, +0x00,0x00,0x07,0xF7,0xFF,0xFF,0xF0,0x00,0x00,0x00, +0x07,0xF0,0xFF,0xFF,0xF0,0x00,0x00,0x00,0x07,0xF0, +0x1F,0xFF,0xF8,0x00,0x00,0x00,0x07,0xF0,0x0F,0xFF, +0xF8,0x00,0x00,0x00,0x07,0xF0,0x03,0xFF,0xFC,0x00, +0x00,0x00,0x07,0xF0,0x01,0xFF,0xFC,0x80,0x00,0x00, +0x00,0xFE,0x00,0x0F,0xFF,0xC0,0x00,0x00,0x00,0xFE, +0x00,0x07,0xFF,0xC0,0x00,0x00,0x00,0xFE,0x00,0x03, +0xFF,0xD0,0x00,0x00,0x00,0x1F,0xC0,0x00,0x7F,0xFE, +0x40,0x00,0x00,0x03,0xF8,0x00,0x07,0xFF,0x80,0x1C, +0x00,0x03,0xF8,0x00,0x07,0xFF,0x87,0xFC,0x00,0x03, +0xF8,0x00,0x07,0xFF,0xBF,0xFC,0x00,0x03,0xF8,0x00, +0x07,0xFF,0xC7,0xFF,0xC0,0x00,0x7F,0x00,0x00,0xFF, +0xF7,0xFF,0xC0,0x00,0x7F,0x00,0x01,0xFF,0xF8,0x7F, +0xFC,0x00,0x0F,0xE0,0x00,0x3F,0xFC,0x7F,0xFC,0x00, +0x0F,0xE0,0x00,0x7F,0xFC,0x7F,0xFE,0x00,0x0F,0xE0, +0x00,0x7F,0xFC,0x3F,0xFE,0x00,0x0F,0xE0,0x00,0xFF, +0xF8,0x3F,0xFF,0x00,0x0F,0xE0,0x01,0xFF,0xF8,0x3F, +0xFF,0x80,0x0F,0xE0,0x03,0xFF,0xF8,0x1F,0xFF,0xC0, +0x0F,0xE0,0x07,0xFF,0xF0,0x1F,0xFF,0xE0,0x0F,0xE0, +0x0F,0xFF,0xF0,0x0F,0xFF,0xF8,0x0F,0xE0,0x1F,0xFF, +0xE0,0x0F,0xFF,0xFC,0x0F,0xE0,0x7F,0xFF,0xC0,0x07, +0xFF,0xFF,0x8F,0xE3,0xFF,0xFF,0xC0,0x07,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0x80,0x03,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0x00,0x01,0xFF,0xFF,0xFF,0xFF,0xFF,0xFE, +0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x00, +0x7F,0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x00,0x3F,0xFF, +0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x1F,0xFF,0xFF,0xFF, +0xFF,0xC0,0x00,0x00,0x07,0xFF,0xFF,0xFF,0xFF,0x00, +0x00,0x00,0x01,0xFF,0xFF,0xFF,0xFC,0x00,0x00,0x00, +0x00,0x7F,0xFF,0xFF,0xF0,0x00,0x00,0x00,0x00,0x0F, +0xFF,0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xE0, +0x00,0x00,0x01,0xA0,0x00,0x00,0x01,0xFC,0x00,0x00, +0x00,0x2C,0x00,0x00,0x00,0x3F,0x80,0x00,0x00,0x00, +0x19,0xF0,0x9F,0xFD,0xD8,0x00,0x03,0xFF,0x00,0x00, +0x00,0x00,0x00,0x01,0xFF,0xE0,0x00,0x00,0x00,0x1F, +0xFF,0xE0,0x00,0x00,0x00,0x00,0x01,0xFF,0xC0,0x00, +0x00,0x00,0x7F,0xFF,0xF8,0x00,0x00,0x00,0x00,0x03, +0xFF,0xC0,0x00,0x00,0x00,0xFF,0xFF,0xFE,0x00,0x00, +0x00,0x00,0x03,0xFF,0x80,0x00,0x00,0x01,0xFF,0xFF, +0xFF,0x00,0x00,0x00,0x00,0x07,0xFF,0x80,0x00,0x00, +0x03,0xFF,0xFF,0xFF,0x80,0x00,0x00,0x00,0x07,0xFF, +0x00,0x00,0x00,0x07,0xFF,0xFF,0xFF,0xC0,0x00,0x00, +0x00,0x0F,0xFE,0x00,0x00,0x00,0x0F,0xFF,0xFF,0xFF, +0xE0,0x00,0x00,0x00,0x0F,0xFE,0x00,0x00,0x00,0x1F, +0xFF,0x83,0xFF,0xF0,0x00,0x00,0x00,0x1F,0xFC,0x00, +0x00,0x00,0x1F,0xFC,0x00,0xFF,0xF0,0x00,0x00,0x00, +0x1F,0xFC,0x00,0x00,0x00,0x3F,0xF8,0x00,0x3F,0xF8, +0x00,0x00,0x00,0x3F,0xF8,0x00,0x00,0x00,0x3F,0xF0, +0x00,0x1F,0xF8,0x00,0x00,0x00,0x3F,0xF8,0x00,0x00, +0x00,0x7F,0xF0,0x00,0x1F,0xFC,0x00,0x00,0x00,0x7F, +0xF0,0x00,0x00,0x00,0x7F,0xE0,0x00,0x0F,0xFC,0x00, +0x00,0x00,0xFF,0xF0,0x00,0x00,0x00,0xFF,0xE0,0x00, +0x0F,0xFE,0x00,0x00,0x00,0xFF,0xE0,0x00,0x00,0x00, +0xFF,0xC0,0x00,0x07,0xFE,0x00,0x00,0x01,0xFF,0xE0, +0x00,0x00,0x00,0xFF,0xC0,0x00,0x07,0xFE,0x00,0x00, +0x01,0xFF,0xC0,0x00,0x00,0x00,0xFF,0xC0,0x00,0x07, +0xFE,0x00,0x00,0x03,0xFF,0xC0,0x00,0x00,0x00,0xFF, +0xC0,0x00,0x07,0xFE,0x00,0x00,0x03,0xFF,0x80,0x00, +0x00,0x02,0x3F,0xF0,0x00,0x00,0x7F,0xE0,0x00,0x00, +0xFF,0xE0,0x00,0x00,0x00,0x47,0xFE,0x00,0x00,0x0F, +0xFC,0x00,0x00,0x3F,0xF8,0x00,0x00,0x00,0x08,0xFF, +0xC0,0x00,0x01,0xFF,0x80,0x00,0x0F,0xFE,0x00,0x00, +0x00,0x00,0xFF,0xC0,0x00,0x01,0xFF,0x80,0x00,0x1F, +0xFC,0x00,0x00,0x00,0x00,0xFF,0xC0,0x00,0x01,0xFF, +0x80,0x00,0x3F,0xFC,0x00,0x00,0x00,0x00,0xFF,0xC0, +0x00,0x01,0xFF,0x80,0x00,0x3F,0xF8,0x00,0x00,0x00, +0x00,0xFF,0xC0,0x00,0x01,0xFF,0x80,0x00,0x7F,0xF8, +0x00,0x00,0x00,0x00,0xFF,0xC0,0x00,0x01,0xFF,0x80, +0x00,0x7F,0xF0,0x00,0x00,0x00,0x00,0xFF,0xC0,0x00, +0x01,0xFF,0x80,0x00,0xFF,0xF0,0x00,0x00,0x00,0x00, +0xFF,0xC0,0x00,0x01,0xFF,0x80,0x00,0xFF,0xE0,0x00, +0x00,0x00,0x00,0x7F,0xC0,0x00,0x03,0xFF,0x00,0x01, +0xFF,0xC0,0x00,0x00,0x00,0x00,0x7F,0xE0,0x00,0x03, +0xFF,0x00,0x01,0xFF,0xC0,0x00,0x00,0x00,0x01,0x0F, +0xFC,0x00,0x00,0x7F,0xE0,0x00,0x7F,0xF0,0x00,0x00, +0x00,0x00,0x0F,0xFC,0x00,0x00,0xFF,0xC0,0x00,0xFF, +0xE0,0x00,0x00,0x00,0x00,0x07,0xFE,0x00,0x00,0xFF, +0xC0,0x00,0xFF,0xE0,0x00,0x00,0x00,0x00,0x07,0xFE, +0x00,0x01,0xFF,0xC0,0x01,0xFF,0xC0,0x00,0x00,0x00, +0x00,0x03,0xFF,0x00,0x01,0xFF,0x80,0x03,0xFF,0xC0, +0x00,0x00,0x00,0x00,0x03,0xFF,0x80,0x03,0xFF,0x80, +0x03,0xFF,0x80,0x00,0x00,0x00,0x00,0x01,0xFF,0xC0, +0x07,0xFF,0x00,0x07,0xFF,0x80,0x00,0x00,0x00,0x00, +0x01,0xFF,0xF0,0x1F,0xFF,0x00,0x07,0xFF,0x00,0x00, +0x00,0x00,0x00,0x00,0xFF,0xFF,0xFF,0xFE,0x00,0x0F, +0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0xFF, +0xFC,0x00,0x0F,0xFE,0x00,0x00,0x00,0x00,0x00,0x00, +0x3F,0xFF,0xFF,0xF8,0x00,0x1F,0xFC,0x00,0x00,0x00, +0x00,0x00,0x00,0x1F,0xFF,0xFF,0xF0,0x00,0x1F,0xFC, +0x00,0x00,0xFF,0xC0,0x00,0x00,0x0F,0xFF,0xFF,0xE0, +0x00,0x3F,0xF8,0x00,0x07,0xFF,0xF8,0x00,0x00,0x03, +0xFF,0xFF,0x80,0x00,0x3F,0xF8,0x00,0x1F,0xFF,0xFE, +0x00,0x00,0x00,0xFF,0xFE,0x00,0x00,0x7F,0xF0,0x00, +0x3F,0xFF,0xFF,0x80,0x00,0x00,0x1F,0xF0,0x00,0x00, +0x7F,0xF0,0x00,0x7F,0xFF,0xFF,0xC0,0x00,0x00,0x00, +0x00,0x00,0x00,0xFF,0xE0,0x00,0xFF,0xFF,0xFF,0xE0, +0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xE0,0x01,0xFF, +0xFF,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x01,0xFF, +0xC0,0x03,0xFF,0xFF,0xFF,0xF8,0x00,0x00,0x00,0x00, +0x00,0x03,0xFF,0xC0,0x07,0xFF,0xE0,0xFF,0xFC,0x00, +0x00,0x00,0x00,0x00,0x03,0xFF,0x80,0x07,0xFF,0x00, +0x3F,0xFC,0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0x80, +0x0F,0xFE,0x00,0x0F,0xFE,0x00,0x00,0x00,0x00,0x00, +0x07,0xFF,0x00,0x0F,0xFC,0x00,0x07,0xFE,0x00,0x00, +0x00,0x00,0x00,0x0F,0xFE,0x00,0x1F,0xFC,0x00,0x07, +0xFF,0x00,0x00,0x00,0x00,0x00,0x0F,0xFE,0x00,0x1F, +0xF8,0x00,0x03,0xFF,0x00,0x00,0x00,0x00,0x00,0x1F, +0xFC,0x00,0x3F,0xF8,0x00,0x03,0xFF,0x80,0x00,0x00, +0x00,0x00,0x1F,0xFC,0x00,0x3F,0xF0,0x00,0x01,0xFF, +0xA0,0x00,0x00,0x00,0x00,0x07,0xFF,0x00,0x07,0xFE, +0x00,0x00,0x3F,0xF0,0x00,0x00,0x00,0x00,0x0F,0xFE, +0x00,0x0F,0xFE,0x00,0x00,0x3F,0xF0,0x00,0x00,0x00, +0x00,0x1F,0xFE,0x00,0x0F,0xFC,0x00,0x00,0x1F,0xF8, +0x00,0x00,0x00,0x00,0x1F,0xFC,0x00,0x0F,0xFC,0x00, +0x00,0x1F,0xF8,0x00,0x00,0x00,0x00,0x3F,0xFC,0x00, +0x0F,0xFC,0x00,0x00,0x1F,0xF8,0x00,0x00,0x00,0x00, +0x3F,0xF8,0x00,0x0F,0xFC,0x00,0x00,0x1F,0xF8,0x00, +0x00,0x00,0x00,0x7F,0xF8,0x00,0x0F,0xFC,0x00,0x00, +0x1F,0xF8,0x00,0x00,0x00,0x00,0x7F,0xF0,0x00,0x0F, +0xFC,0x00,0x00,0x1F,0xFC,0x00,0x00,0x00,0x00,0x1F, +0xFC,0x00,0x01,0xFF,0x80,0x00,0x03,0xFF,0x80,0x00, +0x00,0x00,0x07,0xFF,0x00,0x00,0x3F,0xF0,0x00,0x00, +0x7F,0xF0,0x00,0x00,0x00,0x01,0xFF,0xC0,0x00,0x07, +0xFE,0x00,0x00,0x0F,0xFC,0x00,0x00,0x00,0x03,0xFF, +0x80,0x00,0x07,0xFE,0x00,0x00,0x0F,0xFC,0x00,0x00, +0x00,0x07,0xFF,0x80,0x00,0x03,0xFE,0x00,0x00,0x1F, +0xF8,0x00,0x00,0x00,0x07,0xFF,0x00,0x00,0x03,0xFF, +0x00,0x00,0x1F,0xF8,0x00,0x00,0x00,0x0F,0xFF,0x00, +0x00,0x03,0xFF,0x00,0x00,0x1F,0xF8,0x00,0x00,0x00, +0x0F,0xFE,0x00,0x00,0x03,0xFF,0x00,0x00,0x1F,0xF8, +0x00,0x00,0x00,0x1F,0xFE,0x00,0x00,0x03,0xFF,0x80, +0x00,0x3F,0xF0,0x00,0x00,0x00,0x1F,0xFC,0x00,0x00, +0x01,0xFF,0x80,0x00,0x3F,0xF0,0x00,0x00,0x00,0x3F, +0xF8,0x00,0x00,0x01,0xFF,0xC0,0x00,0x7F,0xF0,0x00, +0x00,0x00,0x3F,0xF8,0x00,0x00,0x00,0xFF,0xC0,0x00, +0x7F,0xE0,0x00,0x00,0x00,0x7F,0xF0,0x00,0x00,0x00, +0xFF,0xE0,0x00,0xFF,0xE0,0x00,0x00,0x00,0x7F,0xF0, +0x00,0x00,0x00,0x7F,0xF0,0x01,0xFF,0xC0,0x00,0x00, +0x00,0xFF,0xE0,0x00,0x00,0x00,0x7F,0xFC,0x07,0xFF, +0xC0,0x00,0x00,0x00,0xFF,0xE0,0x00,0x00,0x00,0x3F, +0xFF,0xFF,0xFF,0x80,0x00,0x00,0x01,0xFF,0xC0,0x00, +0x00,0x00,0x1F,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x03, +0xFF,0xC0,0x00,0x00,0x00,0x0F,0xFF,0xFF,0xFE,0x00, +0x00,0x00,0x03,0xFF,0x80,0x00,0x00,0x00,0x07,0xFF, +0xFF,0xFC,0x00,0x00,0x00,0x07,0xFF,0x80,0x00,0x00, +0x00,0x03,0xFF,0xFF,0xF8,0x00,0x00,0x00,0x07,0xFF, +0x00,0x00,0x00,0x00,0x00,0xFF,0xFF,0xE0,0x00,0x00, +0x00,0x0F,0xFF,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF, +0x80,0x00,0x00,0x00,0x0F,0xFE,0x00,0x00,0x00,0x00, +0x00,0x07,0xFC,0x00,0x00,0x14,0x30,0x9B,0xFD,0x64, +0x00,0x00,0x00,0x07,0xFF,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x1F,0xFF,0xF8,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x7F,0xFF,0xFF,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x00, +0x00,0x00,0x00,0xFF,0xFF,0xFF,0xF8,0x00,0x00,0x00, +0x00,0x00,0x00,0xFF,0xFF,0xFF,0xFE,0x00,0x00,0x00, +0x00,0x00,0x01,0xFF,0xFF,0xFF,0xFF,0x80,0x00,0x00, +0x00,0x00,0x01,0xFF,0xFF,0xFF,0xFF,0xE0,0x00,0x00, +0x00,0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x00, +0x00,0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xFE,0x00,0x00, +0x00,0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x00, +0x00,0x00,0x00,0xFF,0xFF,0x80,0x7F,0xFF,0xC0,0x00, +0x00,0x00,0x00,0x7F,0xFF,0x00,0x0F,0xFF,0xE0,0x00, +0x00,0x00,0x00,0x7F,0xFF,0x00,0x03,0xFF,0xF8,0x00, +0x00,0x00,0x00,0x3F,0xFF,0x00,0x00,0xFF,0xFC,0x00, +0x00,0x00,0x00,0x1F,0xFF,0x00,0x00,0x3F,0xFE,0x00, +0x00,0x02,0x00,0x03,0xFF,0xE0,0x00,0x01,0xFF,0xF0, +0x00,0x00,0x30,0x00,0x3F,0xFC,0x00,0x00,0x0F,0xFF, +0x00,0x00,0x00,0x00,0x1F,0xFF,0x00,0x00,0x07,0xFF, +0x00,0x00,0x00,0x00,0x07,0xFF,0x80,0x00,0x07,0xFF, +0x80,0x00,0x00,0x00,0x03,0xFF,0xE0,0x00,0x03,0xFF, +0xC0,0x00,0x00,0x00,0x01,0xFF,0xF0,0x00,0x03,0xFF, +0xC0,0x00,0x00,0x00,0x00,0x7F,0xFC,0x00,0x03,0xFF, +0xE0,0x00,0x00,0x00,0x00,0x3F,0xFF,0x00,0x03,0xFF, +0xE0,0x00,0x00,0x00,0x00,0x0F,0xFF,0xC0,0x03,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x07,0xFF,0xE0,0x03,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x01,0xFF,0xF8,0x07,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0xFF,0xFE,0x07,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0x8F,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0xFF,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xFF,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xFF,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0xFF, +0xE0,0x00,0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xFF, +0xE0,0x00,0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xFF, +0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xFF, +0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0xFF, +0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0xFF, +0xE0,0x00,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0xFF, +0xF8,0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xFF, +0xFE,0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xFF, +0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xFF, +0xFF,0xC0,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xF7, +0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xE1, +0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xC0, +0x7F,0xFF,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xC0, +0x3F,0xFF,0x80,0x00,0x7C,0x00,0x00,0x3F,0xFF,0x80, +0x0F,0xFF,0xE0,0x00,0x7F,0xF0,0x00,0x3F,0xFF,0x80, +0x03,0xFF,0xF8,0x00,0x3F,0xFE,0x00,0x3F,0xFF,0x80, +0x00,0xFF,0xFE,0x00,0x1F,0xFF,0x00,0x1F,0xFF,0x80, +0x00,0x3F,0xFF,0x80,0x1F,0xFF,0x00,0x1F,0xFF,0x80, +0x00,0x1F,0xFF,0xC0,0x0F,0xFF,0x80,0x1F,0xFF,0x80, +0x00,0x07,0xFF,0xF0,0x07,0xFF,0xC0,0x0F,0xFF,0x80, +0x00,0x01,0xFF,0xFC,0x07,0xFF,0xC0,0x07,0xFF,0x80, +0x00,0x00,0x7F,0xFF,0x03,0xFF,0xE0,0x07,0xFF,0xC0, +0x00,0x00,0x1F,0xFF,0xC3,0xFF,0xF0,0x03,0xFF,0xC0, +0x00,0x00,0x0F,0xFF,0xE1,0xFF,0xF0,0x01,0xFF,0xE0, +0x00,0x00,0x03,0xFF,0xF9,0xFF,0xF8,0x01,0xFF,0xF0, +0x00,0x00,0x00,0xFF,0xFF,0xFF,0xFC,0x00,0xFF,0xF0, +0x00,0x00,0x00,0x3F,0xFF,0xFF,0xFC,0x00,0x7F,0xF8, +0x00,0x00,0x00,0x0F,0xFF,0xFF,0xFE,0x00,0x3F,0xFC, +0x00,0x00,0x00,0x07,0xFF,0xFF,0xFE,0x00,0x1F,0xFE, +0x00,0x00,0x00,0x01,0xFF,0xFF,0xFF,0x00,0x0F,0xFF, +0x00,0x00,0x00,0x00,0x7F,0xFF,0xFF,0x00,0x07,0xFF, +0x80,0x00,0x00,0x00,0x1F,0xFF,0xFF,0x80,0x03,0xFF, +0xC0,0x00,0x00,0x00,0x07,0xFF,0xFF,0x80,0x01,0xFF, +0xF0,0x00,0x00,0x00,0x03,0xFF,0xFF,0x80,0x00,0xFF, +0xF8,0x00,0x00,0x00,0x00,0xFF,0xFF,0xC0,0x00,0x7F, +0xFC,0x00,0x00,0x00,0x00,0x3F,0xFF,0xE0,0x00,0x1F, +0xFF,0x00,0x00,0x00,0x00,0x0F,0xFF,0xF0,0x00,0x0F, +0xFF,0x80,0x00,0x00,0x00,0x0F,0xFF,0xFC,0x00,0x07, +0xFF,0xE0,0x00,0x00,0x00,0x0F,0xFF,0xFF,0x00,0x01, +0xFF,0xF8,0x00,0x00,0x00,0x0F,0xFF,0xFF,0xC0,0x00, +0xFF,0xFC,0x00,0x00,0x00,0x0F,0xFF,0xFF,0xF0,0x00, +0x7F,0xFF,0x00,0x00,0x00,0x0F,0xFF,0xFF,0xFC,0x00, +0x1F,0xFF,0xC0,0x00,0x00,0x1F,0xFF,0xFF,0xFF,0x00, +0x0F,0xFF,0xF0,0x00,0x00,0x1F,0xFF,0xFF,0xFF,0xC0, +0x03,0xFF,0xFC,0x00,0x00,0x3F,0xFF,0xFF,0xFF,0xF0, +0x00,0xFF,0xFF,0x80,0x00,0x7F,0xFF,0xF7,0xFF,0xFC, +0x00,0x7F,0xFF,0xF8,0x03,0xFF,0xFF,0xF3,0xFF,0xFF, +0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0xFF,0xF8,0xFF,0xFF, +0xE0,0x07,0xFF,0xFF,0xFF,0xFF,0xFF,0xF0,0x3F,0xFF, +0xF8,0x01,0xFF,0xFF,0xFF,0xFF,0xFF,0xF0,0x0F,0xFF, +0xFE,0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0xF0,0x03,0xFF, +0xFE,0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0xF0,0x00,0xFF, +0xFE,0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xE0,0x00,0x1F, +0xFE,0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xE0,0x00,0x07, +0xFE,0x00,0x00,0x1F,0xFF,0xFF,0xFF,0xC0,0x00,0x01, +0xFE,0x00,0x00,0x03,0xFF,0xFF,0xFF,0x00,0x00,0x00, +0x7E,0x00,0x00,0x00,0x3F,0xFF,0xFE,0x00,0x00,0x00, +0x0E,0x00,0x00,0x00,0x01,0xFF,0xE0,0x00,0x00,0x00, +0x02,0x00,0x03,0x11,0x18,0xF4,0x67,0x7F,0xFF,0x7F, +0xFE,0xFF,0xFF,0x5F,0xFB,0x0F,0xF0,0x7F,0x01,0xF8, +0x08,0x3C,0xA3,0x98,0xB0,0x00,0x00,0x01,0xFE,0x00, +0x00,0x01,0xFE,0x00,0x00,0x01,0xFE,0x00,0x00,0x01, +0xFF,0x20,0x00,0x00,0x3F,0xE0,0x00,0x00,0x3F,0xE1, +0x00,0x00,0x07,0xFC,0x00,0x00,0x07,0xFC,0x00,0x00, +0x07,0xFE,0x00,0x00,0x03,0xFE,0x00,0x00,0x03,0xFF, +0x00,0x00,0x03,0xFF,0x00,0x00,0x01,0xFF,0x00,0x00, +0x01,0xFF,0x80,0x00,0x00,0xFF,0x80,0x00,0x00,0xFF, +0xC0,0x08,0x00,0x1F,0xF8,0x00,0x80,0x03,0xFF,0x00, +0x00,0x03,0xFF,0x80,0x00,0x01,0xFF,0x80,0x00,0x01, +0xFF,0xC0,0x00,0x00,0xFF,0xC0,0x00,0x80,0x1F,0xFC, +0x00,0x09,0x03,0xFF,0x80,0x00,0x90,0x7F,0xF0,0x00, +0x09,0x0F,0xFE,0x00,0x00,0x0F,0xFF,0x00,0x00,0x40, +0xFF,0xE0,0x00,0x04,0x9F,0xFE,0x00,0x00,0x41,0xFF, +0xC0,0x00,0x06,0x3F,0xFC,0x00,0x00,0x6F,0xFF,0x80, +0x00,0x06,0xFF,0xF8,0x00,0x00,0x5F,0xFF,0x80,0x00, +0x06,0x3F,0xFC,0x00,0x00,0x0F,0xFE,0x00,0x00,0x28, +0xFF,0xF0,0x00,0x00,0x3F,0xF8,0x00,0x01,0x03,0xFF, +0xC0,0x00,0x10,0x1F,0xFC,0x00,0x00,0x0F,0xFF,0x00, +0x00,0x80,0x7F,0xF0,0x00,0x00,0x3F,0xFC,0x00,0x04, +0x01,0xFF,0xC0,0x00,0x48,0x0F,0xFE,0x00,0x04,0x00, +0x7F,0xF0,0x00,0x00,0x1F,0xF8,0x00,0x00,0x0F,0xFE, +0x00,0x00,0x03,0xFF,0x00,0x00,0x01,0xFF,0xC0,0x00, +0x00,0x7F,0xE0,0x00,0x00,0x3F,0xF8,0x00,0x00,0x0F, +0xFC,0x00,0x80,0x00,0x7F,0xE0,0x08,0x00,0x03,0xFF, +0x00,0x80,0x00,0x1F,0xF8,0x00,0x00,0x07,0xFE,0x00, +0x00,0x01,0xFF,0x00,0x00,0x00,0xFF,0xC0,0x00,0x00, +0x3F,0xE0,0x00,0x00,0x0F,0xF8,0x40,0x00,0x00,0x7F, +0xC0,0x00,0x00,0x1F,0xF0,0x00,0x00,0x07,0xF8,0x00, +0x00,0x01,0xFE,0x00,0x00,0x00,0x7F,0x80,0x08,0x3C, +0x9F,0x98,0xB1,0xFE,0x00,0x00,0x00,0x7F,0x80,0x00, +0x00,0x3F,0xE0,0x00,0x00,0x0F,0xF8,0x00,0x00,0x03, +0xFC,0x00,0x00,0x01,0xFF,0x00,0x00,0x00,0x7F,0xC0, +0x00,0x00,0x3F,0xF0,0x00,0x00,0x0F,0xF8,0x00,0x00, +0x03,0xFE,0x00,0x00,0x01,0xFF,0x80,0x00,0x00,0x7F, +0xC0,0x00,0x00,0x3F,0xF0,0x00,0x10,0x01,0xFF,0x80, +0x00,0x00,0x7F,0xE0,0x00,0x00,0x1F,0xF0,0x00,0x00, +0x0F,0xFC,0x00,0x20,0x00,0x7F,0xE0,0x00,0x00,0x3F, +0xF8,0x00,0x00,0x0F,0xFC,0x00,0x00,0x07,0xFF,0x00, +0x00,0x01,0xFF,0x80,0x00,0x00,0xFF,0xE0,0x00,0x00, +0x3F,0xF0,0x08,0x00,0x03,0xFF,0x80,0x00,0x00,0xFF, +0xC0,0x40,0x00,0x0F,0xFE,0x04,0x80,0x00,0x7F,0xF0, +0x00,0x00,0x3F,0xFC,0x20,0x00,0x01,0xFF,0xC2,0x00, +0x00,0x1F,0xFE,0x00,0x00,0x07,0xFF,0x14,0x00,0x00, +0x7F,0xF8,0x00,0x00,0x1F,0xFC,0xC0,0x00,0x01,0xFF, +0xE0,0x00,0x00,0x7F,0xF6,0x80,0x00,0x07,0xFF,0xE8, +0x00,0x00,0x7F,0xFD,0x00,0x00,0x07,0xFF,0xE0,0x00, +0x00,0xFF,0xF0,0x00,0x00,0x7F,0xF2,0x40,0x00,0x0F, +0xFF,0x20,0x00,0x00,0xFF,0xE2,0x00,0x00,0x1F,0xFE, +0x20,0x00,0x01,0xFF,0xC0,0x00,0x01,0xFF,0xE1,0x00, +0x00,0x1F,0xFC,0x00,0x00,0x1F,0xFE,0x08,0x00,0x01, +0xFF,0xC0,0x80,0x00,0x3F,0xF8,0x00,0x00,0x1F,0xF8, +0x04,0x00,0x03,0xFF,0x80,0x00,0x01,0xFF,0x80,0x00, +0x01,0xFF,0xC0,0x00,0x00,0xFF,0xC0,0x00,0x00,0xFF, +0xE0,0x00,0x00,0x7F,0xE0,0x00,0x00,0x7F,0xF0,0x00, +0x00,0x3F,0xF0,0x00,0x80,0x07,0xFE,0x00,0x08,0x00, +0xFF,0xC0,0x00,0x00,0xFF,0xC0,0x00,0x00,0x7F,0xC0, +0x00,0x00,0x7F,0xE0,0x00,0x00,0x3F,0xE0,0x00,0x08, +0x07,0xFC,0x00,0x00,0x07,0xFC,0x00,0x00,0x40,0xFF, +0x80,0x00,0x00,0xFF,0x80,0x00,0x00,0x7F,0x80,0x00, +0x00,0x7F,0x80,0x00,0x00,0x7F,0x80,0x00,0x00,0x00, +0x0B,0x14,0x10,0xDC,0xD3,0x40,0x00,0x1F,0xF8,0x00, +0x00,0x00,0x00,0xFF,0x80,0x00,0x10,0x00,0x00,0x7F, +0x80,0x00,0x01,0x80,0x03,0xFC,0x00,0x18,0x1F,0x80, +0x1F,0xE0,0x07,0xE0,0xFF,0x00,0xFF,0x00,0xFF,0x07, +0xFF,0x07,0xF8,0x3F,0xF8,0x7F,0xFE,0x3F,0xC7,0xFF, +0xE3,0xFF,0xFD,0xFC,0xFF,0xFF,0x1F,0xFF,0xFF,0xFF, +0xFF,0xFA,0x3F,0xFF,0xFF,0xFF,0xFF,0xFC,0x7F,0xFF, +0xFF,0xFF,0xFF,0x80,0x3F,0xFF,0xFF,0xFF,0xE0,0x00, +0x0F,0xFF,0xFF,0xF0,0x00,0x00,0x03,0xFF,0xC0,0x00, +0x00,0x00,0x3F,0xFF,0x00,0x00,0x00,0x03,0xFF,0xFC, +0x00,0x00,0x00,0x3F,0xFF,0xF0,0x00,0x00,0x03,0xFF, +0xFF,0xC0,0x00,0x00,0x3F,0xF3,0xFF,0x00,0x00,0x03, +0xFF,0x9F,0xFC,0x00,0x00,0x1F,0xF8,0x7F,0xF0,0x00, +0x01,0xFF,0x83,0xFF,0x80,0x00,0x1F,0xFC,0x0F,0xFE, +0x00,0x01,0xFF,0xC0,0x3F,0xF8,0x00,0x1F,0xFE,0x01, +0xFF,0xE0,0x01,0xFF,0xE0,0x07,0xFF,0x80,0x03,0xFE, +0x00,0x1F,0xF8,0x00,0x0F,0xF0,0x00,0xFF,0x00,0x00, +0x3F,0x00,0x03,0xF0,0x00,0x00,0x70,0x00,0x0E,0x00, +0x00,0x01,0x00,0x00,0x20,0x00,0x0F,0xDF,0x9C,0x3D, +0x3B,0x40,0x00,0x00,0x0F,0xFE,0x00,0x00,0x00,0x68, +0x00,0x00,0x01,0xFF,0xC0,0x00,0x00,0x0D,0x00,0x00, +0x00,0x3F,0xF8,0x00,0x00,0x01,0x60,0x00,0x00,0x07, +0xFF,0x00,0x00,0x00,0x37,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFD,0x7F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xD0,0x00,0x00,0x03,0xFF,0x80,0x00,0x00,0x1A, +0x00,0x00,0x00,0x7F,0xF0,0x00,0x00,0x03,0x40,0x00, +0x00,0x0F,0xFE,0x00,0x00,0x00,0x58,0x00,0x00,0x01, +0xFF,0xC0,0x00,0x00,0x00,0x03,0x10,0x33,0xB0,0x97, +0x7F,0xFE,0xFF,0xFE,0xC0,0xFE,0x01,0xFE,0x01,0xFA, +0x03,0xF8,0x1F,0x81,0xFC,0x1F,0xC1,0xFE,0x1F,0xE0, +0x7E,0x01,0xE0,0x0E,0x00,0x20,0x00,0x09,0x05,0x90, +0x74,0xB3,0x7F,0xFF,0xFF,0xFF,0xFE,0xBF,0xFF,0xFF, +0xFF,0xFC,0x03,0x06,0x30,0x00,0x97,0x7F,0xFE,0xFF, +0xFC,0x09,0xAF,0x80,0x00,0x96,0x00,0x00,0x00,0x03, +0xFF,0x00,0x00,0x00,0x0F,0xFF,0x00,0x00,0x00,0x03, +0xFF,0x00,0x00,0x00,0x0F,0xFE,0x80,0x00,0x00,0x03, +0xFF,0x20,0x00,0x00,0x01,0xFF,0xC8,0x00,0x00,0x00, +0x7F,0xE0,0x00,0x00,0x01,0xFF,0xC4,0x00,0x00,0x00, +0x7F,0xE1,0x00,0x00,0x00,0x3F,0xF8,0x40,0x00,0x00, +0x0F,0xFC,0x00,0x00,0x00,0x3F,0xF8,0x20,0x00,0x00, +0x0F,0xFC,0x00,0x00,0x00,0x3F,0xF8,0x10,0x00,0x00, +0x0F,0xFC,0x04,0x00,0x00,0x07,0xFF,0x01,0x00,0x00, +0x01,0xFF,0x80,0x00,0x00,0x07,0xFF,0x00,0x80,0x00, +0x01,0xFF,0x80,0x20,0x00,0x00,0xFF,0xE0,0x08,0x00, +0x00,0x3F,0xF0,0x00,0x00,0x00,0xFF,0xE0,0x04,0x00, +0x00,0x3F,0xF0,0x00,0x00,0x00,0xFF,0xE0,0x02,0x00, +0x00,0x3F,0xF0,0x00,0x80,0x00,0x1F,0xFC,0x00,0x20, +0x00,0x07,0xFE,0x00,0x00,0x00,0x1F,0xFC,0x00,0x10, +0x00,0x07,0xFE,0x00,0x04,0x00,0x03,0xFF,0x80,0x01, +0x00,0x00,0xFF,0xC0,0x00,0x00,0x03,0xFF,0x80,0x00, +0x80,0x00,0xFF,0xC0,0x00,0x00,0x03,0xFF,0x80,0x00, +0x40,0x00,0xFF,0xC0,0x00,0x10,0x00,0x7F,0xF0,0x00, +0x04,0x00,0x1F,0xF8,0x00,0x00,0x00,0x7F,0xF0,0x00, +0x02,0x00,0x1F,0xF8,0x00,0x00,0x80,0x0F,0xFE,0x00, +0x00,0x00,0x1F,0xF8,0x00,0x00,0x40,0x0F,0xFE,0x00, +0x00,0x10,0x03,0xFF,0x00,0x00,0x00,0x0F,0xFE,0x00, +0x00,0x08,0x03,0xFF,0x00,0x00,0x02,0x01,0xFF,0xC0, +0x00,0x00,0x80,0x7F,0xE0,0x00,0x00,0x01,0xFF,0xC0, +0x00,0x00,0x40,0x7F,0xE0,0x00,0x00,0x01,0xFF,0xC0, +0x00,0x00,0x20,0x7F,0xE0,0x00,0x00,0x08,0x3F,0xF8, +0x00,0x00,0x02,0x0F,0xFC,0x00,0x00,0x00,0x3F,0xF8, +0x00,0x00,0x01,0x0F,0xFC,0x00,0x00,0x00,0x47,0xFF, +0x00,0x00,0x00,0x00,0x0F,0xB0,0x1B,0xFD,0x28,0x00, +0x00,0x00,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x1F, +0xFF,0xFE,0x00,0x00,0x00,0x00,0x01,0xFF,0xFF,0xFF, +0x00,0x00,0x00,0x00,0x0F,0xFF,0xFF,0xFF,0x80,0x00, +0x00,0x00,0x3F,0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x01, +0xFF,0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x07,0xFF,0xFF, +0xFF,0xFF,0xE0,0x00,0x00,0x1F,0xFF,0xFF,0xFF,0xFF, +0xE0,0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0xE0,0x04, +0x00,0x3F,0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x00,0xFF, +0xFF,0xE0,0x1F,0xFF,0xFC,0x00,0x03,0xFF,0xFE,0x00, +0x07,0xFF,0xFC,0x00,0x07,0xFF,0xF0,0x00,0x03,0xFF, +0xF8,0x00,0x1F,0xFF,0xC0,0x00,0x03,0xFF,0xF8,0x00, +0x3F,0xFF,0x00,0x00,0x03,0xFF,0xF0,0x00,0xFF,0xFC, +0x00,0x00,0x03,0xFF,0xF0,0x01,0xFF,0xF0,0x00,0x00, +0x03,0xFF,0xE0,0x07,0xFF,0xC0,0x00,0x00,0x03,0xFF, +0xC0,0x0F,0xFF,0x80,0x00,0x00,0x07,0xFF,0xC0,0x1F, +0xFE,0x00,0x00,0x00,0x07,0xFF,0x80,0x7F,0xFC,0x00, +0x00,0x00,0x0F,0xFF,0x88,0x1F,0xFE,0x00,0x00,0x00, +0x01,0xFF,0xE0,0x7F,0xFC,0x00,0x00,0x00,0x03,0xFF, +0xC5,0x1F,0xFE,0x00,0x00,0x00,0x00,0x7F,0xF9,0xAF, +0xFF,0x00,0x00,0x00,0x00,0x0F,0xFF,0x6F,0xFF,0x80, +0x00,0x00,0x00,0x01,0xFF,0xFB,0xFF,0xE0,0x00,0x00, +0x00,0x00,0x7F,0xFE,0xFF,0xF8,0x00,0x00,0x00,0x00, +0x1F,0xFF,0x3F,0xFE,0x00,0x00,0x00,0x00,0x07,0xFF, +0x9F,0xFC,0x00,0x00,0x00,0x00,0x1F,0xFE,0xC7,0xFF, +0x80,0x00,0x00,0x00,0x07,0xFF,0x87,0xFF,0x00,0x00, +0x00,0x00,0x1F,0xFE,0x49,0xFF,0xE0,0x00,0x00,0x00, +0x07,0xFF,0x83,0xFF,0xC0,0x00,0x00,0x00,0x1F,0xFF, +0x20,0x7F,0xF8,0x00,0x00,0x00,0x07,0xFF,0x80,0xFF, +0xF8,0x00,0x00,0x00,0x1F,0xFF,0x00,0xFF,0xF0,0x00, +0x00,0x00,0x3F,0xFC,0x20,0x3F,0xFE,0x00,0x00,0x00, +0x1F,0xFF,0x00,0x3F,0xFE,0x00,0x00,0x00,0x7F,0xFC, +0x00,0x7F,0xFE,0x00,0x00,0x01,0xFF,0xF8,0x00,0x7F, +0xFE,0x00,0x00,0x07,0xFF,0xE0,0x00,0xFF,0xFE,0x00, +0x00,0x1F,0xFF,0xC0,0x00,0xFF,0xFE,0x00,0x00,0x7F, +0xFF,0x00,0x01,0xFF,0xFF,0x00,0x03,0xFF,0xFE,0x00, +0x01,0xFF,0xFF,0xC0,0x3F,0xFF,0xF8,0x00,0x03,0xFF, +0xFF,0xFF,0xFF,0xFF,0xE0,0x00,0x03,0xFF,0xFF,0xFF, +0xFF,0xFF,0xC0,0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xFF, +0x00,0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x00, +0x03,0xFF,0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x03,0xFF, +0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x01,0xFF,0xFF,0xFF, +0xFE,0x00,0x00,0x00,0x01,0xFF,0xFF,0xFF,0xF8,0x00, +0x00,0x00,0x00,0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x00, +0x00,0x3F,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x07, +0xFF,0x80,0x00,0x00,0x00,0x08,0xEF,0xB8,0x01,0x28, +0x00,0x00,0x00,0x3F,0xE0,0x00,0x00,0x00,0xFF,0x80, +0x00,0x00,0x1F,0xFC,0x00,0x00,0x00,0x7F,0xF0,0x00, +0x00,0x0F,0xFF,0x00,0x00,0x01,0xFF,0xF0,0x00,0x00, +0x3F,0xFF,0x00,0x00,0x07,0xFF,0xF0,0x00,0x00,0xFF, +0xFF,0x00,0x00,0x1F,0xFF,0xF0,0x00,0x03,0xFF,0xFF, +0x00,0x00,0x7F,0xFF,0xF0,0x00,0x0F,0xFF,0xFF,0x00, +0x01,0xFF,0xFF,0xF0,0x00,0x7F,0xFF,0xFF,0x00,0x0F, +0xFF,0xFF,0xF0,0x03,0xFF,0xFF,0xFF,0x00,0x7F,0xFF, +0xFF,0xF0,0x1F,0xFF,0xFF,0xFF,0x07,0xFF,0xFE,0xFF, +0xF0,0xFF,0xFF,0xCF,0xFF,0x3F,0xFF,0xF8,0xFF,0xF7, +0xFF,0xFF,0x0F,0xFF,0x7F,0xFF,0xC0,0xFF,0xF7,0xFF, +0xF8,0x0F,0xFF,0x7F,0xFF,0x00,0xFF,0xF7,0xFF,0xC0, +0x0F,0xFF,0x7F,0xF0,0x00,0xFF,0xF7,0xFC,0x00,0x0F, +0xFF,0x7F,0x80,0x00,0xFF,0xF7,0xE0,0x00,0x0F,0xFF, +0x78,0x00,0x00,0xFF,0xF4,0x00,0x00,0x0F,0xFF,0xD0, +0x00,0x00,0x1F,0xFF,0xA0,0x00,0x00,0x3F,0xFF,0x40, +0x00,0x00,0x7F,0xFE,0x80,0x00,0x00,0xFF,0xFD,0x00, +0x00,0x01,0xFF,0xFA,0x00,0x00,0x03,0xFF,0xF4,0x00, +0x00,0x07,0xFF,0xE8,0x00,0x00,0x0F,0xFF,0xA0,0x00, +0x00,0x1F,0xFE,0x0F,0xAF,0x90,0x01,0x28,0x00,0x00, +0x00,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF, +0xFF,0x80,0x00,0x00,0x00,0x01,0xFF,0xFF,0xFF,0xE0, +0x00,0x00,0x00,0x0F,0xFF,0xFF,0xFF,0xF0,0x00,0x00, +0x00,0x7F,0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x01,0xFF, +0xFF,0xFF,0xFF,0xF8,0x00,0x00,0x07,0xFF,0xFF,0xFF, +0xFF,0xF8,0x00,0x00,0x3F,0xFF,0xFF,0xFF,0xFF,0xF8, +0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x01, +0xFF,0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x07,0xFF,0xFF, +0xFF,0xFF,0xFF,0xF8,0x00,0x1F,0xFF,0xFE,0x00,0xFF, +0xFF,0xF8,0x00,0x7F,0xFF,0xE0,0x00,0x1F,0xFF,0xF0, +0x00,0xFF,0xFF,0x00,0x00,0x0F,0xFF,0xF0,0x03,0xFF, +0xF8,0x00,0x00,0x0F,0xFF,0xE0,0x07,0xFF,0xE0,0x00, +0x00,0x0F,0xFF,0xE0,0x1F,0xFF,0x80,0x00,0x00,0x0F, +0xFF,0xC0,0x3F,0xFE,0x00,0x00,0x00,0x0F,0xFF,0xC0, +0x7F,0xFC,0x00,0x00,0x00,0x0F,0xFF,0x81,0xFF,0xF0, +0x00,0x00,0x00,0x1F,0xFF,0x03,0xFF,0xE0,0x00,0x00, +0x00,0x1F,0xFE,0x40,0xFF,0xF0,0x00,0x00,0x00,0x07, +0xFF,0xC3,0xFF,0xE0,0x00,0x00,0x00,0x07,0xFF,0xA4, +0xFF,0xF0,0x00,0x00,0x00,0x01,0xFF,0xE0,0x3F,0xE0, +0x00,0x00,0x00,0x03,0xFF,0xC0,0x01,0xC0,0x00,0x00, +0x00,0x07,0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0x0F, +0xFF,0x40,0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xC0, +0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0x24,0x00,0x00, +0x00,0x00,0x00,0x07,0xFF,0xC0,0x00,0x00,0x00,0x00, +0x00,0x1F,0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x7F, +0xFE,0x00,0x00,0x00,0x00,0x00,0x00,0xFF,0xF8,0x00, +0x00,0x00,0x00,0x00,0x03,0xFF,0xF0,0x00,0x00,0x00, +0x00,0x00,0x0F,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00, +0x3F,0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0x7F,0xFE, +0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xFC,0x00,0x00, +0x00,0x00,0x00,0x07,0xFF,0xF0,0x00,0x00,0x00,0x00, +0x00,0x1F,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00,0x7F, +0xFF,0x80,0x00,0x00,0x00,0x00,0x01,0xFF,0xFE,0x00, +0x00,0x00,0x00,0x00,0x07,0xFF,0xF8,0x00,0x00,0x00, +0x00,0x00,0x1F,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00, +0x7F,0xFF,0x80,0x00,0x00,0x00,0x00,0x01,0xFF,0xFE, +0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0xF8,0x00,0x00, +0x00,0x00,0x00,0x3F,0xFF,0xE0,0x00,0x00,0x00,0x00, +0x00,0xFF,0xFF,0x80,0x00,0x00,0x00,0x00,0x03,0xFF, +0xFE,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0xF8,0x00, +0x00,0x00,0x00,0x00,0x3F,0xFF,0xE0,0x00,0x00,0x00, +0x00,0x00,0xFF,0xFF,0x80,0x00,0x00,0x00,0x00,0x07, +0xFF,0xFE,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0xF8, +0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0xE0,0x00,0x00, +0x00,0x00,0x01,0xFF,0xFF,0x80,0x00,0x00,0x00,0x00, +0x07,0xFF,0xFE,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0xFF,0xFF,0xC0,0x00, +0x00,0x00,0x00,0x03,0xFF,0xFF,0x00,0x00,0x00,0x00, +0x00,0x0F,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x3F, +0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0xFF,0xFF,0x80, +0x00,0x00,0x00,0x00,0x03,0xFF,0xFE,0x00,0x00,0x00, +0x00,0x00,0x0F,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00, +0x3F,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF, +0x80,0x00,0x00,0x00,0x00,0x01,0xFF,0xFE,0x00,0x00, +0x00,0x00,0x00,0x07,0xFF,0xF8,0x00,0x00,0x00,0x00, +0x08,0x03,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x0F, +0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0x80, +0x00,0x00,0x00,0x00,0x00,0x7F,0xFE,0x00,0x00,0x00, +0x00,0x00,0x10,0x3F,0xFF,0x00,0x00,0x00,0x00,0x00, +0x04,0x9F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x2F, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xE7,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xE0,0x0F,0xB0,0x1B,0xFD, +0x28,0x00,0x00,0x01,0xFF,0xC0,0x00,0x00,0x00,0x00, +0x00,0x3F,0xFF,0xF8,0x00,0x00,0x00,0x00,0x03,0xFF, +0xFF,0xFE,0x00,0x00,0x00,0x00,0x1F,0xFF,0xFF,0xFF, +0x00,0x00,0x00,0x00,0xFF,0xFF,0xFF,0xFF,0x80,0x00, +0x00,0x03,0xFF,0xFF,0xFF,0xFF,0x80,0x00,0x00,0x0F, +0xFF,0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x3F,0xFF,0xFF, +0xFF,0xFF,0xC0,0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xFF, +0xC0,0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0xC0,0x00, +0x0F,0xFF,0xFF,0xFF,0xFF,0xFF,0x80,0x00,0x3F,0xFF, +0xF8,0x03,0xFF,0xFF,0x80,0x00,0x7F,0xFF,0x80,0x00, +0xFF,0xFF,0x80,0x01,0xFF,0xFE,0x00,0x00,0x7F,0xFF, +0x00,0x07,0xFF,0xF0,0x00,0x00,0x7F,0xFF,0x00,0x0F, +0xFF,0xC0,0x00,0x00,0x7F,0xFE,0x00,0x3F,0xFF,0x00, +0x00,0x00,0x7F,0xFE,0x00,0x7F,0xFE,0x00,0x00,0x00, +0x7F,0xFC,0x00,0xFF,0xF8,0x00,0x00,0x00,0x7F,0xF8, +0x03,0xFF,0xE0,0x00,0x00,0x00,0xFF,0xF0,0x07,0xFF, +0xC0,0x00,0x00,0x01,0xFF,0xF0,0x41,0xFF,0xE0,0x00, +0x00,0x00,0x3F,0xFC,0x07,0xFF,0xC0,0x00,0x00,0x00, +0x7F,0xF8,0x0F,0xFF,0x00,0x00,0x00,0x00,0xFF,0xF0, +0x03,0xFE,0x00,0x00,0x00,0x01,0xFF,0xE0,0x00,0x1C, +0x00,0x00,0x00,0x03,0xFF,0xC1,0x00,0x00,0x00,0x00, +0x00,0x00,0xFF,0xF0,0x40,0x00,0x00,0x00,0x00,0x00, +0x7F,0xF8,0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xF0, +0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xC0,0x00,0x00, +0x00,0x00,0x00,0x0F,0xFF,0x80,0x00,0x00,0x00,0x00, +0x00,0x3F,0xFE,0x00,0x00,0x00,0x00,0x00,0x01,0xFF, +0xF8,0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xF0,0x00, +0x00,0x00,0x00,0x00,0x7F,0xFF,0xC0,0x00,0x00,0x00, +0x00,0x07,0xFF,0xFF,0x00,0x00,0x00,0x00,0x07,0xFF, +0xFF,0xFC,0x00,0x00,0x00,0x00,0x1F,0xFF,0xFF,0xE0, +0x00,0x00,0x00,0x00,0x3F,0xFF,0xFF,0x80,0x00,0x00, +0x00,0x00,0x7F,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00, +0xFF,0xFF,0xFC,0x00,0x00,0x00,0x00,0x01,0xFF,0xFF, +0xFE,0x00,0x00,0x00,0x00,0x03,0xFF,0xFF,0xFF,0x80, +0x00,0x00,0x00,0x07,0xFF,0xFF,0xFF,0x80,0x00,0x00, +0x00,0x0F,0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x00,0x3F, +0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x00,0x60,0x01,0xFF, +0xFF,0xC0,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0xC0, +0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0x80,0x00,0x00, +0x00,0x00,0x00,0x3F,0xFF,0x80,0x00,0x00,0x00,0x00, +0x00,0x1F,0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0x1F, +0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0x00, +0x00,0x00,0x00,0x00,0x00,0x3F,0xFE,0x40,0x00,0x00, +0x00,0x00,0x00,0x07,0xFF,0xD0,0x00,0x00,0x00,0x00, +0x00,0x00,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x01, +0xFF,0xFB,0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFC, +0x00,0xE0,0x00,0x00,0x00,0x00,0x7F,0xF8,0x7F,0xC0, +0x00,0x00,0x00,0x00,0xFF,0xF8,0xFF,0xF8,0x00,0x00, +0x00,0x00,0x3F,0xFD,0xFF,0xF0,0x00,0x00,0x00,0x00, +0xFF,0xF9,0xFF,0xE0,0x00,0x00,0x00,0x01,0xFF,0xE3, +0xFF,0xE0,0x00,0x00,0x00,0x03,0xFF,0xC7,0xFF,0xC0, +0x00,0x00,0x00,0x0F,0xFF,0x8F,0xFF,0xC0,0x00,0x00, +0x00,0x1F,0xFF,0x0F,0xFF,0x80,0x00,0x00,0x00,0x7F, +0xFC,0x1F,0xFF,0x80,0x00,0x00,0x01,0xFF,0xF8,0x3F, +0xFF,0x80,0x00,0x00,0x03,0xFF,0xE0,0x3F,0xFF,0x00, +0x00,0x00,0x0F,0xFF,0xC0,0x7F,0xFF,0x00,0x00,0x00, +0x3F,0xFF,0x00,0x7F,0xFF,0x00,0x00,0x01,0xFF,0xFE, +0x00,0xFF,0xFF,0x80,0x00,0x07,0xFF,0xF8,0x00,0xFF, +0xFF,0xC0,0x00,0x3F,0xFF,0xE0,0x00,0xFF,0xFF,0xF0, +0x07,0xFF,0xFF,0xC0,0x00,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0x00,0x01,0xFF,0xFF,0xFF,0xFF,0xFF,0xFC,0x00, +0x01,0xFF,0xFF,0xFF,0xFF,0xFF,0xF0,0x00,0x01,0xFF, +0xFF,0xFF,0xFF,0xFF,0xC0,0x00,0x00,0xFF,0xFF,0xFF, +0xFF,0xFE,0x00,0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xF8, +0x00,0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xE0,0x00,0x00, +0x00,0x7F,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x3F, +0xFF,0xFF,0xF8,0x00,0x00,0x00,0x00,0x0F,0xFF,0xFF, +0x80,0x00,0x00,0x00,0x00,0x01,0xFF,0xE0,0x00,0x00, +0x00,0x10,0xAF,0x08,0x01,0x28,0x00,0x00,0x00,0x00, +0x00,0x0F,0xF8,0x00,0x00,0x00,0x00,0x00,0x00,0x03, +0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0xFF,0xE0, +0x01,0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0x80,0x00, +0x00,0x00,0x00,0x00,0x01,0xFF,0xF0,0x00,0x00,0x00, +0x00,0x00,0x00,0x7F,0xFE,0x00,0x00,0x00,0x00,0x00, +0x00,0x1F,0xFF,0xC0,0x02,0x00,0x00,0x00,0x00,0x00, +0xFF,0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF, +0xE0,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0xFC,0x00, +0x20,0x00,0x00,0x00,0x00,0x7F,0xFF,0xF0,0x00,0x00, +0x00,0x00,0x00,0x1F,0xFF,0xFE,0x00,0x00,0x00,0x00, +0x00,0x07,0xFF,0xFF,0xC0,0x02,0x00,0x00,0x00,0x00, +0x3F,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF, +0xFF,0xE0,0x00,0x00,0x00,0x00,0x03,0xFF,0xFF,0xFC, +0x00,0x20,0x00,0x00,0x00,0x1F,0xFF,0xFF,0xF0,0x00, +0x00,0x00,0x00,0x07,0xFF,0xFF,0xFE,0x00,0x00,0x00, +0x00,0x01,0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x00,0x00, +0x7F,0xFF,0x7F,0xF8,0x00,0x00,0x00,0x00,0x0F,0xFF, +0xCF,0xFF,0x00,0x00,0x00,0x00,0x03,0xFF,0xF9,0xFF, +0xE0,0x00,0x00,0x00,0x00,0xFF,0xFE,0x3F,0xFC,0x00, +0x00,0x00,0x00,0x3F,0xFF,0x87,0xFF,0x80,0x04,0x00, +0x00,0x01,0xFF,0xFC,0x1F,0xFE,0x00,0x00,0x00,0x00, +0x7F,0xFF,0x03,0xFF,0xC0,0x00,0x00,0x00,0x1F,0xFF, +0xC0,0x7F,0xF8,0x00,0x40,0x00,0x00,0xFF,0xFE,0x01, +0xFF,0xE0,0x00,0x00,0x00,0x3F,0xFF,0x80,0x3F,0xFC, +0x00,0x00,0x00,0x0F,0xFF,0xE0,0x07,0xFF,0x80,0x00, +0x00,0x03,0xFF,0xF8,0x00,0xFF,0xF0,0x00,0x00,0x00, +0x7F,0xFE,0x00,0x1F,0xFE,0x00,0x00,0x00,0x1F,0xFF, +0xC0,0x03,0xFF,0xC0,0x00,0x00,0x07,0xFF,0xF0,0x00, +0x7F,0xF8,0x00,0x00,0x01,0xFF,0xFC,0x00,0x0F,0xFF, +0x00,0x00,0x00,0x3F,0xFF,0x00,0x01,0xFF,0xE0,0x00, +0x00,0x0F,0xFF,0xE0,0x00,0x3F,0xFC,0x00,0x00,0x03, +0xFF,0xF8,0x00,0x07,0xFF,0x80,0x00,0x00,0xFF,0xFE, +0x00,0x00,0xFF,0xF0,0x00,0x00,0x1F,0xFF,0x80,0x00, +0x1F,0xFE,0x00,0x00,0x07,0xFF,0xF0,0x00,0x03,0xFF, +0xC0,0x00,0x01,0xFF,0xFC,0x00,0x00,0x7F,0xF8,0x00, +0x00,0x7F,0xFF,0x00,0x00,0x0F,0xFF,0x00,0x08,0x03, +0xFF,0xF8,0x00,0x00,0x3F,0xFC,0x00,0x00,0xFF,0xFE, +0x00,0x00,0x07,0xFF,0x80,0x00,0x3F,0xFF,0x80,0x00, +0x00,0xFF,0xF0,0x00,0x0F,0xFF,0xE0,0x00,0x00,0x1F, +0xFE,0x00,0x01,0xFF,0xF8,0x00,0x00,0x03,0xFF,0xC0, +0x00,0x7F,0xFF,0x00,0x00,0x00,0x7F,0xF8,0x00,0x1F, +0xFF,0xC0,0x00,0x00,0x0F,0xFF,0x00,0x07,0xFF,0xF0, +0x00,0x00,0x01,0xFF,0xE0,0x01,0xBF,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFD,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFA,0x00,0x00,0x00,0x00,0x00,0x7F, +0xF8,0x00,0x68,0x00,0x00,0x00,0x00,0x01,0xFF,0xE0, +0x01,0xA0,0x00,0x00,0x00,0x00,0x07,0xFF,0x80,0x04, +0x00,0x00,0x00,0x00,0x00,0x1F,0xFE,0x00,0x00,0x0F, +0xAF,0x9B,0xFD,0x2A,0x00,0x03,0xFF,0xFF,0xFF,0xFF, +0xFF,0xE0,0xB0,0x01,0xFF,0xFF,0xFF,0xFF,0xFF,0xF8, +0x2C,0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFE,0x00,0x03, +0xFF,0xE0,0x00,0x00,0x00,0x00,0x14,0x00,0xFF,0xF0, +0x00,0x00,0x00,0x00,0x04,0x00,0x7F,0xFC,0x00,0x00, +0x00,0x00,0x01,0x20,0x1F,0xFE,0x00,0x00,0x00,0x00, +0x00,0x40,0x0F,0xFF,0x80,0x00,0x00,0x00,0x00,0x12, +0x03,0xFF,0xC0,0x00,0x00,0x00,0x00,0x04,0x01,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x01,0x00,0x7F,0xF8,0x00, +0x00,0x00,0x00,0x00,0x00,0xFF,0xF0,0x01,0xFF,0x80, +0x00,0x00,0x03,0xFF,0xE0,0x1F,0xFF,0xF0,0x00,0x00, +0x07,0xFF,0xC1,0xFF,0xFF,0xFC,0x00,0x00,0x0F,0xFF, +0x8F,0xFF,0xFF,0xFC,0x00,0x00,0x1F,0xFE,0x3F,0xFF, +0xFF,0xFE,0x00,0x00,0x3F,0xFD,0xFF,0xFF,0xFF,0xFE, +0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x01, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x03,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0x00,0x07,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0x00,0x0F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0x00,0x3F,0xFF,0xFF,0x80,0x1F,0xFF,0xFE,0x00,0x7F, +0xFF,0xF8,0x00,0x07,0xFF,0xFE,0x00,0xFF,0xFF,0xC0, +0x00,0x03,0xFF,0xFE,0x01,0xFF,0xFE,0x00,0x00,0x01, +0xFF,0xFC,0x03,0xFF,0xF8,0x00,0x00,0x01,0xFF,0xFC, +0x0F,0xFF,0xE0,0x00,0x00,0x01,0xFF,0xF8,0x1F,0xFF, +0x80,0x00,0x00,0x01,0xFF,0xF8,0x07,0xFE,0x00,0x00, +0x00,0x01,0xFF,0xF0,0x00,0x38,0x00,0x00,0x00,0x03, +0xFF,0xE4,0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFD, +0x00,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0x40,0x00, +0x00,0x00,0x00,0x00,0x03,0xFF,0xFA,0x00,0x00,0x00, +0x00,0x00,0x00,0x7F,0xFC,0x80,0x00,0x00,0x00,0x00, +0x00,0x1F,0xFE,0x03,0xF0,0x00,0x00,0x00,0x00,0x3F, +0xFE,0x3F,0xFC,0x00,0x00,0x00,0x00,0x1F,0xFE,0x7F, +0xFC,0x00,0x00,0x00,0x00,0x3F,0xFC,0xFF,0xF8,0x00, +0x00,0x00,0x00,0xFF,0xF8,0xFF,0xF0,0x00,0x00,0x00, +0x01,0xFF,0xE1,0xFF,0xF0,0x00,0x00,0x00,0x03,0xFF, +0xC3,0xFF,0xE0,0x00,0x00,0x00,0x0F,0xFF,0x87,0xFF, +0xE0,0x00,0x00,0x00,0x3F,0xFE,0x07,0xFF,0xC0,0x00, +0x00,0x00,0x7F,0xFC,0x0F,0xFF,0xC0,0x00,0x00,0x01, +0xFF,0xF0,0x0F,0xFF,0xC0,0x00,0x00,0x07,0xFF,0xE0, +0x1F,0xFF,0xC0,0x00,0x00,0x1F,0xFF,0x80,0x1F,0xFF, +0xC0,0x00,0x00,0x7F,0xFF,0x00,0x3F,0xFF,0xC0,0x00, +0x03,0xFF,0xFC,0x00,0x3F,0xFF,0xE0,0x00,0x1F,0xFF, +0xF0,0x00,0x7F,0xFF,0xF8,0x01,0xFF,0xFF,0xE0,0x00, +0x7F,0xFF,0xFF,0xFF,0xFF,0xFF,0x80,0x00,0x7F,0xFF, +0xFF,0xFF,0xFF,0xFE,0x00,0x00,0x7F,0xFF,0xFF,0xFF, +0xFF,0xF8,0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0xE0, +0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0x80,0x00,0x00, +0x7F,0xFF,0xFF,0xFF,0xFE,0x00,0x00,0x00,0x3F,0xFF, +0xFF,0xFF,0xF0,0x00,0x00,0x00,0x1F,0xFF,0xFF,0xFF, +0x80,0x00,0x00,0x00,0x0F,0xFF,0xFF,0xFC,0x00,0x00, +0x00,0x00,0x07,0xFF,0xFF,0xC0,0x00,0x00,0x00,0x00, +0x00,0x7F,0xF8,0x00,0x00,0x00,0x10,0x30,0x13,0xFD, +0x28,0x00,0x00,0x00,0x1F,0xFE,0x00,0x00,0x00,0x00, +0x00,0x00,0xFF,0xFF,0xF0,0x00,0x00,0x00,0x00,0x03, +0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x07,0xFF,0xFF, +0xFF,0xE0,0x00,0x00,0x00,0x0F,0xFF,0xFF,0xFF,0xFC, +0x00,0x00,0x00,0x0F,0xFF,0xFF,0xFF,0xFF,0x00,0x00, +0x00,0x0F,0xFF,0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x1F, +0xFF,0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x1F,0xFF,0xFF, +0xFF,0xFF,0xFC,0x00,0x00,0x1F,0xFF,0xFF,0xFF,0xFF, +0xFF,0x00,0x00,0x0F,0xFF,0xFF,0xFF,0xFF,0xFF,0xC0, +0x00,0x0F,0xFF,0xFE,0x00,0xFF,0xFF,0xE0,0x00,0x0F, +0xFF,0xF8,0x00,0x0F,0xFF,0xF8,0x00,0x0F,0xFF,0xF0, +0x00,0x01,0xFF,0xFE,0x00,0x07,0xFF,0xF0,0x00,0x00, +0x7F,0xFF,0x00,0x07,0xFF,0xF0,0x00,0x00,0x1F,0xFF, +0x80,0x07,0xFF,0xF0,0x00,0x00,0x07,0xFF,0xE0,0x03, +0xFF,0xF0,0x00,0x00,0x01,0xFF,0xF0,0x01,0xFF,0xF0, +0x00,0x00,0x00,0xFF,0xFC,0x01,0xFF,0xF0,0x00,0x00, +0x00,0x3F,0xFE,0x00,0xFF,0xF0,0x00,0x00,0x00,0x1F, +0xFF,0x00,0xFF,0xF8,0x00,0x00,0x00,0x07,0xFF,0x88, +0x0F,0xFF,0x00,0x00,0x00,0x00,0x7F,0xFC,0x0F,0xFF, +0x00,0x00,0x00,0x00,0x1F,0xFE,0x07,0xFF,0x80,0x00, +0x00,0x00,0x0F,0xC0,0x03,0xFF,0xC0,0x00,0x00,0x00, +0x00,0x00,0x12,0x7F,0xF8,0x00,0x00,0x00,0x00,0x00, +0x01,0x07,0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x07, +0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xC0, +0x00,0x1F,0xFC,0x00,0x00,0x01,0xFF,0xE0,0x00,0xFF, +0xFF,0xE0,0x00,0x00,0xFF,0xF0,0x01,0xFF,0xFF,0xFC, +0x00,0x00,0x7F,0xF0,0x03,0xFF,0xFF,0xFF,0x80,0x00, +0x3F,0xF8,0x07,0xFF,0xFF,0xFF,0xF0,0x00,0x1F,0xFC, +0x07,0xFF,0xFF,0xFF,0xFC,0x00,0x1F,0xFE,0x0F,0xFF, +0xFF,0xFF,0xFF,0x00,0x0F,0xFF,0x0F,0xFF,0xFF,0xFF, +0xFF,0xE0,0x07,0xFF,0x8F,0xFF,0xFF,0xFF,0xFF,0xF8, +0x03,0xFF,0xCF,0xFF,0xFF,0xFF,0xFF,0xFC,0x01,0xFF, +0xE7,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0xFF,0xF7,0xFF, +0xE0,0x07,0xFF,0xFF,0xC0,0x7F,0xFF,0xFF,0x80,0x00, +0x3F,0xFF,0xF0,0x3F,0xFF,0xFF,0x00,0x00,0x07,0xFF, +0xF8,0x1F,0xFF,0xFE,0x00,0x00,0x01,0xFF,0xFE,0x0F, +0xFF,0xFE,0x00,0x00,0x00,0x3F,0xFF,0x87,0xFF,0xFE, +0x00,0x00,0x00,0x0F,0xFF,0xC3,0xFF,0xFE,0x00,0x00, +0x00,0x03,0xFF,0xF1,0xFF,0xFE,0x00,0x00,0x00,0x01, +0xFF,0xF8,0xFF,0xFE,0x00,0x00,0x00,0x00,0x7F,0xFC, +0x7F,0xFF,0x00,0x00,0x00,0x00,0x1F,0xFF,0x3F,0xFF, +0x00,0x00,0x00,0x00,0x0F,0xFF,0x9F,0xFF,0x80,0x00, +0x00,0x00,0x03,0xFF,0xCF,0xFF,0x80,0x00,0x00,0x00, +0x01,0xFF,0xE8,0xFF,0xF8,0x00,0x00,0x00,0x00,0x1F, +0xFF,0x8F,0xFF,0x00,0x00,0x00,0x00,0x00,0xFF,0xFD, +0x7F,0xF0,0x00,0x00,0x00,0x00,0x0F,0xFF,0x1F,0xFC, +0x00,0x00,0x00,0x00,0x07,0xFF,0x8F,0xFE,0x00,0x00, +0x00,0x00,0x07,0xFF,0xE0,0xFF,0xE0,0x00,0x00,0x00, +0x00,0x7F,0xF8,0x3F,0xF8,0x00,0x00,0x00,0x00,0x3F, +0xFC,0x1F,0xFC,0x00,0x00,0x00,0x00,0x3F,0xFE,0x0F, +0xFF,0x00,0x00,0x00,0x00,0x1F,0xFE,0x03,0xFF,0x80, +0x00,0x00,0x00,0x1F,0xFF,0x01,0xFF,0xE0,0x00,0x00, +0x00,0x0F,0xFF,0x80,0xFF,0xF8,0x00,0x00,0x00,0x0F, +0xFF,0x80,0x3F,0xFE,0x00,0x00,0x00,0x0F,0xFF,0xC0, +0x1F,0xFF,0x00,0x00,0x00,0x0F,0xFF,0xC0,0x07,0xFF, +0xE0,0x00,0x00,0x0F,0xFF,0xE0,0x03,0xFF,0xF8,0x00, +0x00,0x0F,0xFF,0xE0,0x00,0xFF,0xFF,0x00,0x00,0x0F, +0xFF,0xF0,0x00,0x3F,0xFF,0xE0,0x00,0x1F,0xFF,0xF0, +0x00,0x0F,0xFF,0xFE,0x00,0xFF,0xFF,0xF0,0x00,0x07, +0xFF,0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x01,0xFF,0xFF, +0xFF,0xFF,0xFF,0xF8,0x00,0x00,0x7F,0xFF,0xFF,0xFF, +0xFF,0xF8,0x00,0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0xF8, +0x00,0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x00, +0x00,0xFF,0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x00,0x1F, +0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x00,0x07,0xFF,0xFF, +0xFF,0xE0,0x00,0x00,0x00,0x00,0xFF,0xFF,0xFF,0xC0, +0x00,0x00,0x00,0x00,0x0F,0xFF,0xFF,0x80,0x00,0x00, +0x00,0x00,0x00,0x3F,0xFC,0x00,0x00,0x00,0x0F,0xAF, +0x18,0x01,0x2B,0x7F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0x9F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xDF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x3F,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00, +0x00,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x03,0xFF, +0xE0,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0x80,0x00, +0x00,0x00,0x00,0x00,0x3F,0xFE,0x08,0x00,0x00,0x00, +0x00,0x00,0x1F,0xFF,0x00,0x00,0x00,0x00,0x00,0x00, +0x7F,0xFC,0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xF0, +0x08,0x00,0x00,0x00,0x00,0x00,0xFF,0xF8,0x00,0x00, +0x00,0x00,0x00,0x03,0xFF,0xE0,0x04,0x00,0x00,0x00, +0x00,0x01,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x07, +0xFF,0xC0,0x02,0x00,0x00,0x00,0x00,0x03,0xFF,0xE0, +0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0x80,0x00,0x00, +0x00,0x00,0x00,0x3F,0xFF,0x00,0x00,0x00,0x00,0x00, +0x00,0x7F,0xFC,0x00,0x04,0x00,0x00,0x00,0x00,0x3F, +0xFE,0x00,0x01,0x00,0x00,0x00,0x00,0x1F,0xFF,0x00, +0x00,0x00,0x00,0x00,0x00,0x7F,0xFC,0x00,0x00,0x80, +0x00,0x00,0x00,0x3F,0xFE,0x00,0x00,0x20,0x00,0x00, +0x00,0x1F,0xFF,0x00,0x00,0x08,0x00,0x00,0x00,0x0F, +0xFF,0x80,0x00,0x02,0x00,0x00,0x00,0x07,0xFF,0xC0, +0x00,0x00,0x80,0x00,0x00,0x03,0xFF,0xE0,0x00,0x00, +0x00,0x00,0x00,0x07,0xFF,0x80,0x00,0x00,0x40,0x00, +0x00,0x03,0xFF,0xE0,0x00,0x00,0x10,0x00,0x00,0x01, +0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xC0, +0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0x80,0x00,0x00, +0x00,0x00,0x00,0x1F,0xFE,0x00,0x00,0x00,0x20,0x00, +0x00,0x0F,0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0x1F, +0xFE,0x00,0x00,0x00,0x10,0x00,0x00,0x0F,0xFF,0x80, +0x00,0x00,0x00,0x00,0x00,0x1F,0xFE,0x00,0x00,0x00, +0x00,0x00,0x00,0x7F,0xFC,0x00,0x00,0x00,0x10,0x00, +0x00,0x1F,0xFE,0x00,0x00,0x00,0x04,0x00,0x00,0x0F, +0xFF,0x80,0x00,0x00,0x01,0x00,0x00,0x03,0xFF,0xC0, +0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0x80,0x00,0x00, +0x00,0x80,0x00,0x03,0xFF,0xC0,0x00,0x00,0x00,0x00, +0x00,0x0F,0xFF,0x80,0x00,0x00,0x00,0x50,0x00,0x03, +0xFF,0xC0,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0x80, +0x00,0x00,0x00,0x28,0x00,0x03,0xFF,0xC0,0x00,0x00, +0x00,0x00,0x00,0x0F,0xFF,0x80,0x00,0x00,0x00,0x16, +0x00,0x03,0xFF,0xC0,0x00,0x00,0x00,0x04,0x00,0x01, +0xFF,0xF0,0x00,0x00,0x00,0x01,0x80,0x00,0x7F,0xF8, +0x00,0x00,0x00,0x00,0x00,0x0F,0xB0,0x1B,0xFD,0x28, +0x00,0x00,0x01,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00, +0x3F,0xFF,0xFE,0x00,0x00,0x00,0x00,0x03,0xFF,0xFF, +0xFF,0x80,0x00,0x00,0x00,0x1F,0xFF,0xFF,0xFF,0xC0, +0x00,0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xE0,0x00,0x00, +0x03,0xFF,0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x0F,0xFF, +0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x3F,0xFF,0xFF,0xFF, +0xFF,0xF0,0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xF0, +0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0xF0,0x00,0x0F, +0xFF,0xFF,0xFF,0xFF,0xFF,0xF0,0x00,0x3F,0xFF,0xFC, +0x00,0xFF,0xFF,0xE0,0x00,0x7F,0xFF,0xC0,0x00,0x3F, +0xFF,0xE0,0x01,0xFF,0xFE,0x00,0x00,0x1F,0xFF,0xC0, +0x03,0xFF,0xF8,0x00,0x00,0x1F,0xFF,0xC0,0x0F,0xFF, +0xC0,0x00,0x00,0x1F,0xFF,0x80,0x1F,0xFF,0x80,0x00, +0x00,0x1F,0xFF,0x80,0x3F,0xFE,0x00,0x00,0x00,0x1F, +0xFF,0x00,0xFF,0xF8,0x00,0x00,0x00,0x1F,0xFE,0x01, +0xFF,0xF0,0x00,0x00,0x00,0x3F,0xFE,0x03,0xFF,0xC0, +0x00,0x00,0x00,0x7F,0xFC,0x68,0xFF,0xF0,0x00,0x00, +0x00,0x0F,0xFF,0x10,0x1F,0xFE,0x00,0x00,0x00,0x07, +0xFF,0x80,0x3F,0xFE,0x00,0x00,0x00,0x1F,0xFF,0x08, +0x07,0xFF,0xC0,0x00,0x00,0x0F,0xFF,0x80,0x07,0xFF, +0xC0,0x00,0x00,0x3F,0xFE,0x00,0x0F,0xFF,0xE0,0x00, +0x01,0xFF,0xFC,0x00,0x0F,0xFF,0xF0,0x00,0x0F,0xFF, +0xF0,0x00,0x0F,0xFF,0xFC,0x00,0xFF,0xFF,0xC0,0x00, +0x0F,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x00,0x0F,0xFF, +0xFF,0xFF,0xFF,0xFC,0x00,0x00,0x07,0xFF,0xFF,0xFF, +0xFF,0xE0,0x00,0x00,0x07,0xFF,0xFF,0xFF,0xFF,0x80, +0x00,0x00,0x01,0xFF,0xFF,0xFF,0xFC,0x00,0x00,0x00, +0x03,0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x00,0x1F,0xFF, +0xFF,0xFF,0xF8,0x00,0x00,0x00,0xFF,0xFF,0xFF,0xFF, +0xFC,0x00,0x00,0x07,0xFF,0xFF,0xFF,0xFF,0xFE,0x00, +0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0xFE,0x00,0x00,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFE,0x00,0x03,0xFF,0xFF,0xC0, +0x0F,0xFF,0xFE,0x00,0x07,0xFF,0xFC,0x00,0x03,0xFF, +0xFE,0x00,0x1F,0xFF,0xE0,0x00,0x01,0xFF,0xFE,0x00, +0x7F,0xFF,0x00,0x00,0x00,0xFF,0xFE,0x01,0xFF,0xFC, +0x00,0x00,0x00,0xFF,0xFC,0x03,0xFF,0xF0,0x00,0x00, +0x00,0xFF,0xFC,0x0F,0xFF,0xC0,0x00,0x00,0x00,0xFF, +0xF8,0x83,0xFF,0xE0,0x00,0x00,0x00,0x1F,0xFF,0x21, +0xFF,0xF0,0x00,0x00,0x00,0x03,0xFF,0xE3,0xFF,0xC0, +0x00,0x00,0x00,0x03,0xFF,0xCF,0xFF,0x80,0x00,0x00, +0x00,0x07,0xFF,0x9F,0xFF,0x00,0x00,0x00,0x00,0x0F, +0xFF,0xEF,0xFF,0x80,0x00,0x00,0x00,0x01,0xFF,0xF1, +0xFF,0xE0,0x00,0x00,0x00,0x00,0x7F,0xFB,0xFF,0xE0, +0x00,0x00,0x00,0x01,0xFF,0xF3,0xFF,0xC0,0x00,0x00, +0x00,0x03,0xFF,0xE7,0xFF,0x80,0x00,0x00,0x00,0x07, +0xFF,0xA1,0xFF,0xF0,0x00,0x00,0x00,0x03,0xFF,0xE1, +0xFF,0xE0,0x00,0x00,0x00,0x0F,0xFF,0x83,0xFF,0xE0, +0x00,0x00,0x00,0x1F,0xFF,0x07,0xFF,0xE0,0x00,0x00, +0x00,0x7F,0xFE,0x07,0xFF,0xE0,0x00,0x00,0x01,0xFF, +0xF8,0x0F,0xFF,0xE0,0x00,0x00,0x07,0xFF,0xF0,0x0F, +0xFF,0xE0,0x00,0x00,0x1F,0xFF,0xC0,0x1F,0xFF,0xF0, +0x00,0x00,0xFF,0xFF,0x80,0x1F,0xFF,0xF8,0x00,0x07, +0xFF,0xFE,0x00,0x1F,0xFF,0xFF,0x00,0x7F,0xFF,0xF8, +0x10,0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x03, +0xFF,0xFF,0xFF,0xFF,0xFF,0xF0,0x00,0x01,0xFF,0xFF, +0xFF,0xFF,0xFF,0x80,0x00,0x01,0xFF,0xFF,0xFF,0xFF, +0xFE,0x00,0x00,0x01,0xFF,0xFF,0xFF,0xFF,0xF8,0x00, +0x00,0x01,0xFF,0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x00, +0xFF,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x7F,0xFF, +0xFF,0xF8,0x00,0x00,0x00,0x00,0x1F,0xFF,0xFF,0x80, +0x00,0x00,0x00,0x00,0x03,0xFF,0xE0,0x00,0x00,0x00, +0x0F,0xB0,0x1B,0xFD,0x28,0x00,0x00,0x01,0xFF,0xC0, +0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xF8,0x00,0x00, +0x00,0x00,0x03,0xFF,0xFF,0xFE,0x00,0x00,0x00,0x00, +0x1F,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x7F,0xFF, +0xFF,0xFF,0x80,0x00,0x00,0x03,0xFF,0xFF,0xFF,0xFF, +0x80,0x00,0x00,0x0F,0xFF,0xFF,0xFF,0xFF,0xC0,0x00, +0x00,0x3F,0xFF,0xFF,0xFF,0xFF,0xC0,0x00,0x00,0xFF, +0xFF,0xFF,0xFF,0xFF,0xC0,0x00,0x03,0xFF,0xFF,0xFF, +0xFF,0xFF,0xC0,0x00,0x0F,0xFF,0xFF,0xFF,0xFF,0xFF, +0xC0,0x00,0x3F,0xFF,0xFE,0x00,0xFF,0xFF,0xC0,0x00, +0xFF,0xFF,0xE0,0x00,0x3F,0xFF,0x80,0x01,0xFF,0xFF, +0x00,0x00,0x1F,0xFF,0x80,0x07,0xFF,0xF8,0x00,0x00, +0x1F,0xFF,0x80,0x0F,0xFF,0xE0,0x00,0x00,0x0F,0xFF, +0x00,0x3F,0xFF,0x80,0x00,0x00,0x0F,0xFF,0x00,0x7F, +0xFE,0x00,0x00,0x00,0x0F,0xFE,0x01,0xFF,0xF8,0x00, +0x00,0x00,0x1F,0xFE,0x03,0xFF,0xF0,0x00,0x00,0x00, +0x1F,0xFC,0x07,0xFF,0xC0,0x00,0x00,0x00,0x1F,0xFC, +0x43,0xFF,0xE0,0x00,0x00,0x00,0x07,0xFF,0x07,0xFF, +0xC0,0x00,0x00,0x00,0x07,0xFF,0x0F,0xFF,0x00,0x00, +0x00,0x00,0x0F,0xFE,0x3F,0xFE,0x00,0x00,0x00,0x00, +0x1F,0xFC,0x7F,0xFC,0x00,0x00,0x00,0x00,0x1F,0xF9, +0xBF,0xFE,0x00,0x00,0x00,0x00,0x07,0xFF,0x4F,0xFF, +0x80,0x00,0x00,0x00,0x01,0xFF,0xEF,0xFF,0x00,0x00, +0x00,0x00,0x07,0xFF,0xDF,0xFF,0x00,0x00,0x00,0x00, +0x0F,0xFF,0xC3,0xFF,0xC0,0x00,0x00,0x00,0x03,0xFF, +0xF0,0xFF,0xF8,0x00,0x00,0x00,0x01,0xFF,0xF8,0xFF, +0xF8,0x00,0x00,0x00,0x07,0xFF,0xF1,0xFF,0xF0,0x00, +0x00,0x00,0x1F,0xFF,0xE3,0xFF,0xF0,0x00,0x00,0x00, +0x3F,0xFF,0xC3,0xFF,0xF0,0x00,0x00,0x00,0xFF,0xFF, +0x87,0xFF,0xF0,0x00,0x00,0x03,0xFF,0xFF,0x07,0xFF, +0xF0,0x00,0x00,0x0F,0xFF,0xFE,0x0F,0xFF,0xF8,0x00, +0x00,0x7F,0xFF,0xFC,0x0F,0xFF,0xFC,0x00,0x03,0xFF, +0xFF,0xF8,0x0F,0xFF,0xFF,0x00,0x3F,0xFE,0xFF,0xF0, +0x1F,0xFF,0xFF,0xFF,0xFF,0xFD,0xFF,0xE0,0x1F,0xFF, +0xFF,0xFF,0xFF,0xF3,0xFF,0xC0,0x1F,0xFF,0xFF,0xFF, +0xFF,0xC7,0xFF,0x80,0x1F,0xFF,0xFF,0xFF,0xFF,0x0F, +0xFF,0x00,0x1F,0xFF,0xFF,0xFF,0xFC,0x1F,0xFE,0x00, +0x1F,0xFF,0xFF,0xFF,0xF0,0x3F,0xF8,0x00,0x0F,0xFF, +0xFF,0xFF,0x80,0x7F,0xF0,0x00,0x0F,0xFF,0xFF,0xFE, +0x00,0xFF,0xE0,0x00,0x07,0xFF,0xFF,0xF0,0x01,0xFF, +0xC0,0x00,0x01,0xFF,0xFF,0x00,0x07,0xFF,0x80,0x00, +0x00,0x7F,0xF0,0x00,0x0F,0xFF,0x40,0x00,0x00,0x00, +0x00,0x00,0x03,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00, +0x07,0xFF,0x28,0x00,0x00,0x00,0x00,0x00,0x03,0xFF, +0xC0,0x07,0xE0,0x00,0x00,0x00,0x0F,0xFF,0x10,0x7F, +0xF8,0x00,0x00,0x00,0x03,0xFF,0xC0,0xFF,0xF8,0x00, +0x00,0x00,0x0F,0xFF,0x00,0xFF,0xF0,0x00,0x00,0x00, +0x1F,0xFE,0x01,0xFF,0xE0,0x00,0x00,0x00,0x7F,0xFC, +0x03,0xFF,0xE0,0x00,0x00,0x00,0xFF,0xF0,0x07,0xFF, +0xC0,0x00,0x00,0x03,0xFF,0xE0,0x07,0xFF,0xC0,0x00, +0x00,0x0F,0xFF,0x80,0x0F,0xFF,0x80,0x00,0x00,0x3F, +0xFF,0x00,0x1F,0xFF,0x80,0x00,0x00,0xFF,0xFC,0x00, +0x1F,0xFF,0x80,0x00,0x03,0xFF,0xF8,0x00,0x3F,0xFF, +0x80,0x00,0x0F,0xFF,0xE0,0x00,0x3F,0xFF,0xC0,0x00, +0x7F,0xFF,0x80,0x00,0x7F,0xFF,0xF0,0x07,0xFF,0xFF, +0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x00, +0x7F,0xFF,0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x7F,0xFF, +0xFF,0xFF,0xFF,0xC0,0x00,0x00,0xFF,0xFF,0xFF,0xFF, +0xFF,0x00,0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xFC,0x00, +0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x00, +0x7F,0xFF,0xFF,0xFF,0x80,0x00,0x00,0x00,0x7F,0xFF, +0xFF,0xFC,0x00,0x00,0x00,0x00,0x3F,0xFF,0xFF,0xE0, +0x00,0x00,0x00,0x00,0x0F,0xFF,0xFE,0x00,0x00,0x00, +0x00,0x00,0x01,0xFF,0xC0,0x00,0x00,0x00,0x03,0x22, +0xB0,0x00,0x97,0x7F,0xFE,0xFF,0xFF,0x40,0x03,0x40, +0x03,0x40,0x03,0x40,0x03,0x40,0x03,0x40,0x02,0x40, +0x03,0x7F,0xFE,0xFF,0xFC,0x03,0x2C,0xB3,0xB0,0x97, +0x7F,0xFE,0xFF,0xFF,0x40,0x03,0x40,0x03,0x40,0x03, +0x40,0x03,0x40,0x03,0x40,0x02,0x40,0x03,0x7F,0xFE, +0xFF,0xFE,0xC0,0xFE,0x01,0xFE,0x01,0xFA,0x03,0xF8, +0x1F,0x81,0xFC,0x1F,0xC1,0xFE,0x1F,0xE0,0x7E,0x01, +0xE0,0x0E,0x00,0x20,0x00,0x0F,0xDF,0x9C,0x41,0x38, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x04,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x3C,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0xFC,0x00,0x00,0x00,0x00,0x00,0x00, +0x03,0xFC,0x00,0x00,0x00,0x00,0x00,0x00,0x1F,0xFC, +0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFC,0x00,0x00, +0x00,0x00,0x00,0x01,0xFF,0xFC,0x00,0x00,0x00,0x00, +0x00,0x0F,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x3F, +0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0xFF,0xFF,0xFC, +0x00,0x00,0x00,0x00,0x07,0xFF,0xFF,0xFC,0x00,0x00, +0x00,0x00,0x1F,0xFF,0xFF,0xFC,0x00,0x00,0x00,0x00, +0x7F,0xFF,0xFF,0xF8,0x00,0x00,0x00,0x03,0xFF,0xFF, +0xFF,0xC0,0x00,0x00,0x00,0x0F,0xFF,0xFF,0xFE,0x00, +0x00,0x00,0x00,0x3F,0xFF,0xFF,0xF8,0x00,0x00,0x00, +0x01,0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x00,0x07,0xFF, +0xFF,0xFF,0x00,0x00,0x00,0x00,0x1F,0xFF,0xFF,0xF8, +0x00,0x00,0x00,0x00,0xFF,0xFF,0xFF,0xC0,0x00,0x00, +0x00,0x03,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x0F, +0xFF,0xFF,0xF8,0x00,0x00,0x00,0x00,0x7F,0xFF,0xFF, +0xE0,0x00,0x00,0x00,0x01,0xFF,0xFF,0xFF,0x00,0x00, +0x00,0x00,0x07,0xFF,0xFF,0xF8,0x00,0x00,0x00,0x00, +0x3F,0xFF,0xFF,0xE0,0x00,0x00,0x00,0x00,0xFF,0xFF, +0xFF,0x00,0x00,0x00,0x00,0x01,0xFF,0xFF,0xF8,0x00, +0x00,0x00,0x00,0x01,0xFF,0xFF,0xE0,0x00,0x00,0x00, +0x00,0x01,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00,0x01, +0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xE0, +0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xFC,0x00,0x00, +0x00,0x00,0x00,0x01,0xFF,0xFF,0x00,0x00,0x00,0x00, +0x00,0x01,0xFF,0xFF,0xE0,0x00,0x00,0x00,0x00,0x01, +0xFF,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0xFF,0xFF, +0xFF,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xFF,0xE0, +0x00,0x00,0x00,0x00,0x07,0xFF,0xFF,0xF8,0x00,0x00, +0x00,0x00,0x01,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00, +0x00,0x7F,0xFF,0xFF,0xE0,0x00,0x00,0x00,0x00,0x0F, +0xFF,0xFF,0xF8,0x00,0x00,0x00,0x00,0x03,0xFF,0xFF, +0xFF,0x00,0x00,0x00,0x00,0x00,0xFF,0xFF,0xFF,0xC0, +0x00,0x00,0x00,0x00,0x1F,0xFF,0xFF,0xF8,0x00,0x00, +0x00,0x00,0x07,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00, +0x01,0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x00,0x00,0x3F, +0xFF,0xFF,0xF8,0x00,0x00,0x00,0x00,0x0F,0xFF,0xFF, +0xFE,0x00,0x00,0x00,0x00,0x03,0xFF,0xFF,0xFF,0xC0, +0x00,0x00,0x00,0x00,0x7F,0xFF,0xFF,0xF8,0x00,0x00, +0x00,0x00,0x1F,0xFF,0xFF,0xFC,0x00,0x00,0x00,0x00, +0x07,0xFF,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0xFF, +0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xFC, +0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0xFC,0x00,0x00, +0x00,0x00,0x00,0x01,0xFF,0xFC,0x00,0x00,0x00,0x00, +0x00,0x00,0x7F,0xFC,0x00,0x00,0x00,0x00,0x00,0x00, +0x1F,0xFC,0x00,0x00,0x00,0x00,0x00,0x00,0x03,0xFC, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0xFC,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x3C,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x04,0x0F,0xD4,0x1C,0x6D,0x3B,0x7F, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xDF,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFD,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x01,0xA0,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x20,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x06,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xBF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xE0,0x0F,0xDF, +0x9C,0x41,0x39,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x01,0xE0,0x00,0x00,0x00,0x00,0x00,0x00,0x01,0xF8, +0x00,0x00,0x00,0x00,0x00,0x00,0x01,0xFE,0x00,0x00, +0x00,0x00,0x00,0x00,0x01,0xFF,0xC0,0x00,0x00,0x00, +0x00,0x00,0x01,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00, +0x01,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x01,0xFF, +0xFF,0x80,0x00,0x00,0x00,0x00,0x01,0xFF,0xFF,0xE0, +0x00,0x00,0x00,0x00,0x01,0xFF,0xFF,0xF8,0x00,0x00, +0x00,0x00,0x01,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00, +0x01,0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x00,0x00,0xFF, +0xFF,0xFF,0xF0,0x00,0x00,0x00,0x00,0x1F,0xFF,0xFF, +0xFE,0x00,0x00,0x00,0x00,0x03,0xFF,0xFF,0xFF,0x80, +0x00,0x00,0x00,0x00,0xFF,0xFF,0xFF,0xE0,0x00,0x00, +0x00,0x00,0x1F,0xFF,0xFF,0xFC,0x00,0x00,0x00,0x00, +0x07,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00,0xFF, +0xFF,0xFF,0xC0,0x00,0x00,0x00,0x00,0x1F,0xFF,0xFF, +0xF8,0x00,0x00,0x00,0x00,0x07,0xFF,0xFF,0xFE,0x00, +0x00,0x00,0x00,0x00,0xFF,0xFF,0xFF,0x80,0x00,0x00, +0x00,0x00,0x3F,0xFF,0xFF,0xF0,0x00,0x00,0x00,0x00, +0x07,0xFF,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0xFF, +0xFF,0xFF,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xFF, +0xE0,0x00,0x00,0x00,0x00,0x07,0xFF,0xFF,0xF8,0x00, +0x00,0x00,0x00,0x00,0xFF,0xFF,0xFC,0x00,0x00,0x00, +0x00,0x00,0x3F,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00, +0x07,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x01,0xFF, +0xFC,0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFC,0x00, +0x00,0x00,0x00,0x00,0x01,0xFF,0xFC,0x00,0x00,0x00, +0x00,0x00,0x07,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00, +0x3F,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0xFF,0xFF, +0xFC,0x00,0x00,0x00,0x00,0x07,0xFF,0xFF,0xF8,0x00, +0x00,0x00,0x00,0x3F,0xFF,0xFF,0xE0,0x00,0x00,0x00, +0x00,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x07,0xFF, +0xFF,0xFC,0x00,0x00,0x00,0x00,0x3F,0xFF,0xFF,0xF0, +0x00,0x00,0x00,0x00,0xFF,0xFF,0xFF,0x80,0x00,0x00, +0x00,0x07,0xFF,0xFF,0xFE,0x00,0x00,0x00,0x00,0x1F, +0xFF,0xFF,0xF8,0x00,0x00,0x00,0x00,0xFF,0xFF,0xFF, +0xC0,0x00,0x00,0x00,0x07,0xFF,0xFF,0xFF,0x00,0x00, +0x00,0x00,0x1F,0xFF,0xFF,0xFC,0x00,0x00,0x00,0x00, +0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x00,0x03,0xFF,0xFF, +0xFF,0x80,0x00,0x00,0x00,0x1F,0xFF,0xFF,0xFE,0x00, +0x00,0x00,0x00,0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x00, +0x01,0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x00,0x01,0xFF, +0xFF,0xFF,0x00,0x00,0x00,0x00,0x01,0xFF,0xFF,0xF8, +0x00,0x00,0x00,0x00,0x01,0xFF,0xFF,0xE0,0x00,0x00, +0x00,0x00,0x01,0xFF,0xFF,0x80,0x00,0x00,0x00,0x00, +0x01,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x01,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xC0,0x00, +0x00,0x00,0x00,0x00,0x01,0xFE,0x00,0x00,0x00,0x00, +0x00,0x00,0x01,0xF8,0x00,0x00,0x00,0x00,0x00,0x00, +0x01,0xE0,0x00,0x00,0x00,0x00,0x00,0x00,0x01,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0F,0xB0,0x18, +0x01,0x28,0x00,0x00,0x00,0xFF,0xF8,0x00,0x00,0x00, +0x00,0x00,0x3F,0xFF,0xFF,0x00,0x00,0x00,0x00,0x03, +0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x00,0x1F,0xFF,0xFF, +0xFF,0xE0,0x00,0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xF0, +0x00,0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x00, +0x0F,0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x00,0x7F,0xFF, +0xFF,0xFF,0xFF,0xF8,0x00,0x01,0xFF,0xFF,0xFF,0xFF, +0xFF,0xF8,0x00,0x07,0xFF,0xFF,0xFF,0xFF,0xFF,0xF8, +0x00,0x0F,0xFF,0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x3F, +0xFF,0xFE,0x00,0xFF,0xFF,0xF8,0x00,0xFF,0xFF,0xE0, +0x00,0x3F,0xFF,0xF8,0x01,0xFF,0xFF,0x00,0x00,0x1F, +0xFF,0xF0,0x07,0xFF,0xF8,0x00,0x00,0x0F,0xFF,0xF0, +0x1F,0xFF,0xE0,0x00,0x00,0x0F,0xFF,0xE0,0x3F,0xFF, +0x80,0x00,0x00,0x0F,0xFF,0xE0,0x7F,0xFE,0x00,0x00, +0x00,0x0F,0xFF,0xC8,0x3F,0xFF,0x00,0x00,0x00,0x01, +0xFF,0xF8,0x7F,0xFC,0x00,0x00,0x00,0x01,0xFF,0xF4, +0xBF,0xFE,0x00,0x00,0x00,0x00,0x3F,0xFE,0x7F,0xF8, +0x00,0x00,0x00,0x00,0x3F,0xFE,0x3F,0xFE,0x00,0x00, +0x00,0x00,0x0F,0xFF,0x7F,0xF8,0x00,0x00,0x00,0x00, +0x1F,0xFE,0x1F,0xF0,0x00,0x00,0x00,0x00,0x3F,0xFC, +0x00,0xE0,0x00,0x00,0x00,0x00,0x7F,0xF8,0x00,0x00, +0x00,0x00,0x00,0x00,0xFF,0xF0,0x00,0x00,0x00,0x00, +0x00,0x03,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x00, +0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xE0, +0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0x80,0x00,0x00, +0x00,0x00,0x00,0x1F,0xFF,0x00,0x00,0x00,0x00,0x00, +0x00,0x7F,0xFC,0x00,0x00,0x00,0x00,0x00,0x01,0xFF, +0xF8,0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xE0,0x00, +0x00,0x00,0x00,0x00,0x1F,0xFF,0xC0,0x00,0x00,0x00, +0x00,0x00,0x7F,0xFF,0x00,0x00,0x00,0x00,0x00,0x01, +0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0xF0, +0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xC0,0x00,0x00, +0x00,0x00,0x00,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00, +0x03,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xC0,0x00, +0x00,0x00,0x00,0x00,0xFF,0xFF,0x00,0x00,0x00,0x00, +0x00,0x03,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x0F, +0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xC0, +0x00,0x00,0x00,0x00,0x00,0xFF,0xFF,0x00,0x00,0x00, +0x00,0x00,0x03,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00, +0x07,0xFF,0xE0,0x00,0x01,0x00,0x00,0x00,0x03,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0xC0,0x00, +0x00,0x00,0x00,0x00,0x1F,0xFF,0x00,0x00,0x01,0x00, +0x00,0x00,0x0F,0xFF,0x80,0x00,0x00,0x40,0x00,0x00, +0x03,0xFF,0xC0,0x00,0x00,0x10,0x00,0x00,0x01,0xFF, +0xF0,0x00,0x00,0x06,0x80,0x00,0x00,0x7F,0xF8,0x00, +0x00,0x00,0x00,0x00,0x00,0xFF,0xF0,0x00,0x00,0x03, +0x40,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x90,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x34,0x00,0x00,0x03, +0xFF,0xC0,0x00,0x00,0x0B,0x00,0x00,0x00,0xFF,0xF0, +0x00,0x00,0x00,0x1E,0xFE,0x1F,0x92,0x1C,0x00,0x00, +0x00,0x00,0x00,0x00,0x03,0xFF,0xFF,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0F, +0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x0F,0xFF,0xFF,0xFF,0xFF,0xC0, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0F, +0xFF,0xFF,0xFF,0xFF,0xFF,0x80,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x07,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x01, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x1F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xC0,0x00, +0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xF8, +0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x00,0x00, +0x00,0x07,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xFF,0xFF, +0xFE,0x00,0x03,0xFF,0xFF,0xFF,0xF8,0x00,0x00,0x00, +0x00,0x00,0x3F,0xFF,0xFF,0xF8,0x00,0x00,0x00,0xFF, +0xFF,0xFF,0xE0,0x00,0x00,0x00,0x00,0x07,0xFF,0xFF, +0xF8,0x00,0x00,0x00,0x00,0xFF,0xFF,0xFF,0x00,0x00, +0x00,0x00,0x00,0xFF,0xFF,0xFC,0x00,0x00,0x00,0x00, +0x01,0xFF,0xFF,0xF8,0x00,0x00,0x00,0x00,0x1F,0xFF, +0xFF,0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xFF,0xC0, +0x00,0x00,0x00,0x03,0xFF,0xFF,0xC0,0x00,0x00,0x00, +0x00,0x00,0x1F,0xFF,0xFE,0x00,0x00,0x00,0x00,0x7F, +0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF, +0xF0,0x00,0x00,0x00,0x0F,0xFF,0xFC,0x00,0x00,0x00, +0x00,0x00,0x00,0x01,0xFF,0xFF,0x00,0x00,0x00,0x01, +0xFF,0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0F, +0xFF,0xF8,0x00,0x00,0x00,0x3F,0xFF,0xE0,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xC0,0x00,0x00, +0x03,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x01,0xFF,0xFE,0x00,0x00,0x00,0x7F,0xFF,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0xE0,0x00, +0x00,0x0F,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x3F,0xFF,0x00,0x00,0x01,0xFF,0xFC,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xF0, +0x00,0x00,0x1F,0xFF,0x80,0x00,0x00,0x07,0xFC,0x00, +0x00,0x00,0x00,0x0F,0xFF,0x80,0x00,0x03,0xFF,0xF0, +0x00,0x00,0x07,0xFF,0xF8,0x00,0x00,0x00,0x00,0xFF, +0xFC,0x00,0x00,0x7F,0xFE,0x00,0x00,0x01,0xFF,0xFF, +0xE0,0x01,0xFF,0xE0,0x07,0xFF,0xC0,0x00,0x07,0xFF, +0xC0,0x00,0x00,0x7F,0xFF,0xFF,0x80,0x1F,0xFE,0x00, +0x3F,0xFE,0x00,0x00,0xFF,0xF8,0x00,0x00,0x1F,0xFF, +0xFF,0xFC,0x03,0xFF,0xC0,0x01,0xFF,0xE0,0x00,0x0F, +0xFF,0x00,0x00,0x03,0xFF,0xFF,0xFF,0xF0,0x3F,0xFC, +0x00,0x1F,0xFE,0x00,0x01,0xFF,0xE0,0x00,0x00,0xFF, +0xFF,0xFF,0xFF,0x83,0xFF,0xC0,0x00,0xFF,0xF0,0x00, +0x1F,0xFE,0x00,0x00,0x1F,0xFF,0xFF,0xFF,0xFC,0x3F, +0xFC,0x00,0x07,0xFF,0x00,0x03,0xFF,0xC0,0x00,0x03, +0xFF,0xFF,0xFF,0xFF,0xC3,0xFF,0xC0,0x00,0x7F,0xF8, +0x00,0x3F,0xF8,0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xFE, +0x7F,0xF8,0x00,0x03,0xFF,0x80,0x07,0xFF,0x80,0x00, +0x0F,0xFF,0xFF,0xFF,0xFF,0xF7,0xFF,0x80,0x00,0x3F, +0xF8,0x00,0x7F,0xF0,0x00,0x01,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0xF8,0x00,0x03,0xFF,0x80,0x0F,0xFF,0x00, +0x00,0x3F,0xFF,0xFC,0x03,0xFF,0xFF,0xFF,0x80,0x00, +0x1F,0xFC,0x00,0xFF,0xE0,0x00,0x03,0xFF,0xFE,0x00, +0x07,0xFF,0xFF,0xF0,0x00,0x01,0xFF,0xC0,0x0F,0xFE, +0x00,0x00,0x7F,0xFF,0x80,0x00,0x3F,0xFF,0xFF,0x00, +0x00,0x1F,0xFC,0x01,0xFF,0xC0,0x00,0x0F,0xFF,0xF0, +0x00,0x00,0xFF,0xFF,0xF0,0x00,0x00,0xFF,0xC0,0x1F, +0xFC,0x00,0x00,0xFF,0xFE,0x00,0x00,0x07,0xFF,0xFF, +0x00,0x00,0x0F,0xFC,0x01,0xFF,0x80,0x00,0x1F,0xFF, +0xC0,0x00,0x00,0x3F,0xFF,0xE0,0x00,0x00,0xFF,0xE0, +0x3F,0xF8,0x00,0x03,0xFF,0xF8,0x00,0x00,0x03,0xFF, +0xFE,0x00,0x00,0x0F,0xFE,0x03,0xFF,0x00,0x00,0x3F, +0xFF,0x00,0x00,0x00,0x1F,0xFF,0xE0,0x00,0x00,0x7F, +0xE0,0x3F,0xF0,0x00,0x07,0xFF,0xE0,0x00,0x00,0x01, +0xFF,0xFE,0x00,0x00,0x07,0xFE,0x07,0xFF,0x00,0x00, +0x7F,0xFC,0x00,0x00,0x00,0x0F,0xFF,0xE0,0x00,0x00, +0x7F,0xE0,0x7F,0xE0,0x00,0x0F,0xFF,0xC0,0x00,0x00, +0x00,0xFF,0xFC,0x00,0x00,0x07,0xFE,0x07,0xFE,0x00, +0x00,0xFF,0xF8,0x00,0x00,0x00,0x0F,0xFF,0xC0,0x00, +0x00,0x7F,0xE0,0x7F,0xE0,0x00,0x1F,0xFF,0x80,0x00, +0x00,0x00,0x7F,0xFC,0x00,0x00,0x07,0xFE,0x0F,0xFE, +0x00,0x01,0xFF,0xF0,0x00,0x00,0x00,0x07,0xFF,0xC0, +0x00,0x00,0x7F,0xE0,0xFF,0xC0,0x00,0x1F,0xFF,0x00, +0x00,0x00,0x00,0x7F,0xF8,0x00,0x00,0x07,0xFE,0x21, +0xFF,0x80,0x00,0x7F,0xFC,0x00,0x00,0x00,0x00,0xFF, +0xF0,0x00,0x00,0x0F,0xFC,0x1F,0xF8,0x00,0x07,0xFF, +0x80,0x00,0x00,0x00,0x0F,0xFF,0x00,0x00,0x00,0xFF, +0xC1,0xFF,0x80,0x00,0xFF,0xF8,0x00,0x00,0x00,0x00, +0xFF,0xE0,0x00,0x00,0x0F,0xFC,0x3F,0xF0,0x00,0x0F, +0xFF,0x80,0x00,0x00,0x00,0x0F,0xFE,0x00,0x00,0x01, +0xFF,0x84,0x7F,0xE0,0x00,0x1F,0xFE,0x00,0x00,0x00, +0x00,0x1F,0xFC,0x00,0x00,0x03,0xFF,0x07,0xFE,0x00, +0x03,0xFF,0xE0,0x00,0x00,0x00,0x03,0xFF,0x80,0x00, +0x00,0x3F,0xF0,0x7F,0xE0,0x00,0x3F,0xFE,0x00,0x00, +0x00,0x00,0x3F,0xF8,0x00,0x00,0x07,0xFF,0x08,0xFF, +0xC0,0x00,0x7F,0xF8,0x00,0x00,0x00,0x00,0x7F,0xF0, +0x00,0x00,0x0F,0xFC,0x0F,0xFC,0x00,0x07,0xFF,0x80, +0x00,0x00,0x00,0x0F,0xFF,0x00,0x00,0x01,0xFF,0xC0, +0xFF,0xC0,0x00,0x7F,0xF8,0x00,0x00,0x00,0x00,0xFF, +0xE0,0x00,0x00,0x1F,0xF8,0x0F,0xFC,0x00,0x07,0xFF, +0x80,0x00,0x00,0x00,0x0F,0xFE,0x00,0x00,0x03,0xFF, +0x80,0xFF,0xC0,0x00,0x7F,0xF8,0x00,0x00,0x00,0x01, +0xFF,0xE0,0x00,0x00,0x3F,0xF8,0x0F,0xFC,0x00,0x07, +0xFF,0x80,0x00,0x00,0x00,0x1F,0xFE,0x00,0x00,0x07, +0xFF,0x00,0xFF,0xC0,0x00,0x7F,0xF8,0x00,0x00,0x00, +0x03,0xFF,0xC0,0x00,0x00,0x7F,0xF0,0x0F,0xFC,0x00, +0x07,0xFF,0x80,0x00,0x00,0x00,0x3F,0xFC,0x00,0x00, +0x0F,0xFE,0x00,0xFF,0xC0,0x00,0x7F,0xF8,0x00,0x00, +0x00,0x07,0xFF,0xC0,0x00,0x00,0xFF,0xE0,0x0F,0xFC, +0x00,0x07,0xFF,0xC0,0x00,0x00,0x00,0x7F,0xFC,0x00, +0x00,0x1F,0xFC,0x00,0xFF,0xE0,0x00,0x3F,0xFC,0x00, +0x00,0x00,0x0F,0xFF,0x80,0x00,0x03,0xFF,0xC0,0x07, +0xFE,0x00,0x03,0xFF,0xC0,0x00,0x00,0x01,0xFF,0xF8, +0x00,0x00,0x7F,0xF8,0x00,0x7F,0xE0,0x00,0x3F,0xFC, +0x00,0x00,0x00,0x3F,0xFF,0x80,0x00,0x0F,0xFF,0x80, +0x07,0xFE,0x00,0x03,0xFF,0xE0,0x00,0x00,0x03,0xFF, +0xF8,0x00,0x00,0xFF,0xF0,0x00,0x7F,0xE0,0x00,0x3F, +0xFF,0x00,0x00,0x00,0x7F,0xFF,0x80,0x00,0x3F,0xFE, +0x00,0x07,0xFF,0x00,0x01,0xFF,0xF0,0x00,0x00,0x1F, +0xFF,0xF0,0x00,0x07,0xFF,0xC0,0x00,0x7F,0xF0,0x00, +0x1F,0xFF,0x80,0x00,0x03,0xFF,0xFF,0x00,0x00,0xFF, +0xFC,0x00,0x03,0xFF,0x00,0x00,0xFF,0xFC,0x00,0x00, +0x7F,0xFF,0xF0,0x00,0x1F,0xFF,0x80,0x00,0x3F,0xF0, +0x00,0x0F,0xFF,0xE0,0x00,0x1F,0xFF,0xFF,0x00,0x07, +0xFF,0xF0,0x00,0x03,0xFF,0x80,0x00,0xFF,0xFF,0x80, +0x07,0xFF,0xFF,0xF0,0x00,0xFF,0xFE,0x00,0x00,0x3F, +0xF8,0x00,0x07,0xFF,0xFE,0x03,0xFF,0xFF,0xFF,0x80, +0x3F,0xFF,0xC0,0x00,0x01,0xFF,0xC0,0x00,0x7F,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFC,0x1F,0xFF,0xF8,0x00,0x00, +0x1F,0xFC,0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0x00,0x00,0x01,0xFF,0xC0,0x00,0x1F, +0xFF,0xFF,0xFF,0xFE,0xFF,0xFF,0xFF,0xFF,0xE0,0x00, +0x00,0x0F,0xFE,0x00,0x01,0xFF,0xFF,0xFF,0xFF,0xCF, +0xFF,0xFF,0xFF,0xFC,0x00,0x00,0x00,0xFF,0xE0,0x00, +0x0F,0xFF,0xFF,0xFF,0xF8,0xFF,0xFF,0xFF,0xFF,0x80, +0x00,0x00,0x0F,0xFF,0x00,0x00,0x7F,0xFF,0xFF,0xFF, +0x07,0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x00,0x7F,0xF8, +0x00,0x03,0xFF,0xFF,0xFF,0xE0,0x7F,0xFF,0xFF,0xFC, +0x00,0x00,0x00,0x07,0xFF,0x80,0x00,0x1F,0xFF,0xFF, +0xF8,0x03,0xFF,0xFF,0xFF,0x80,0x00,0x00,0x00,0x3F, +0xFC,0x00,0x00,0x7F,0xFF,0xFF,0x00,0x3F,0xFF,0xFF, +0xE0,0x00,0x00,0x00,0x03,0xFF,0xE0,0x00,0x01,0xFF, +0xFF,0xC0,0x01,0xFF,0xFF,0xF8,0x00,0x00,0x00,0x00, +0x3F,0xFF,0x00,0x00,0x07,0xFF,0xF0,0x00,0x07,0xFF, +0xFC,0x00,0x00,0x1F,0xFE,0x01,0xFF,0xF0,0x00,0x00, +0x0F,0xF8,0x00,0x00,0x0F,0xFC,0x00,0x00,0x03,0xFF, +0xC0,0x0F,0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x7F,0xFC,0x00,0xFF,0xFC,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0F, +0xFF,0x80,0x07,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x01,0xFF,0xF0,0x00,0x3F,0xFF, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x3F,0xFF,0x00,0x03,0xFF,0xFC,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0xE0,0x00,0x1F, +0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x01,0xFF,0xFC,0x00,0x00,0xFF,0xFF,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0x80,0x00, +0x07,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x0F,0xFF,0xF0,0x00,0x00,0x7F,0xFF,0xF0,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xFF,0x00, +0x00,0x03,0xFF,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0xFF,0xFF,0xE0,0x00,0x00,0x1F,0xFF,0xFF, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xFC, +0x00,0x00,0x00,0xFF,0xFF,0xFC,0x00,0x00,0x00,0x00, +0x00,0x00,0x0F,0xFF,0xFF,0x00,0x00,0x00,0x07,0xFF, +0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xFF, +0xE0,0x00,0x00,0x00,0x1F,0xFF,0xFF,0xF8,0x00,0x00, +0x00,0x00,0x03,0xFF,0xFF,0xFC,0x00,0x00,0x00,0x00, +0xFF,0xFF,0xFF,0xF8,0x00,0x00,0x00,0x03,0xFF,0xFF, +0xFF,0x80,0x00,0x00,0x00,0x07,0xFF,0xFF,0xFF,0xFF, +0x00,0x00,0x1F,0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x00, +0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x80,0x00,0x00, +0x00,0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x00, +0x00,0x00,0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x01, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xC0,0x00, +0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x0F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xF8,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0xFE,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0F, +0xFF,0xFF,0xFF,0xFE,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xFF,0xF0,0x00, +0x00,0x00,0x00,0x00,0x00,0x16,0xEF,0xF8,0x01,0x64, +0x00,0x00,0x00,0x00,0x03,0xFF,0xE0,0x00,0x00,0x00, +0x00,0x24,0x00,0x00,0x00,0x00,0x0F,0xFF,0xE0,0x00, +0x00,0x00,0x00,0x40,0x00,0x00,0x00,0x00,0x3F,0xFF, +0xE0,0x00,0x00,0x00,0x00,0x90,0x00,0x00,0x00,0x00, +0xFF,0xFF,0xE0,0x00,0x00,0x00,0x01,0x00,0x00,0x00, +0x00,0x03,0xFF,0xFF,0xE0,0x00,0x00,0x00,0x02,0x00, +0x00,0x00,0x00,0x0F,0xFE,0xFF,0xE0,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x01,0xFF,0xEF,0xFE,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x1F,0xFE,0x7F,0xF0, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xC7, +0xFF,0x00,0x00,0x00,0x00,0x40,0x00,0x00,0x00,0x07, +0xFF,0x87,0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0xFF,0xF0,0x7F,0xF8,0x00,0x00,0x00,0x08,0x00, +0x00,0x00,0x01,0xFF,0xE0,0x7F,0xF0,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x3F,0xFC,0x07,0xFF,0x80,0x00, +0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xC0,0x3F,0xF8, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFC,0x03, +0xFF,0xC0,0x00,0x00,0x01,0x00,0x00,0x00,0x00,0xFF, +0xF0,0x03,0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0x00, +0x1F,0xFF,0x00,0x3F,0xFC,0x00,0x00,0x00,0x00,0x00, +0x00,0x01,0xFF,0xE0,0x01,0xFF,0xC0,0x00,0x00,0x02, +0x00,0x00,0x00,0x07,0xFF,0xC0,0x03,0xFF,0xC0,0x00, +0x00,0x00,0x00,0x00,0x00,0x7F,0xF8,0x00,0x1F,0xFC, +0x00,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0x80,0x01, +0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x00,0xFF,0xF0, +0x00,0x0F,0xFE,0x00,0x00,0x00,0x40,0x00,0x00,0x03, +0xFF,0xE0,0x00,0x1F,0xFE,0x00,0x00,0x00,0x00,0x00, +0x00,0x3F,0xFC,0x00,0x00,0xFF,0xE0,0x00,0x00,0x00, +0x00,0x00,0x07,0xFF,0xC0,0x00,0x0F,0xFF,0x00,0x00, +0x00,0x00,0x00,0x00,0x7F,0xF8,0x00,0x00,0xFF,0xF0, +0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0x80,0x00,0x07, +0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0xFF,0xF0,0x00, +0x00,0x7F,0xF8,0x00,0x00,0x08,0x00,0x00,0x03,0xFF, +0xE0,0x00,0x00,0x7F,0xF8,0x00,0x00,0x00,0x00,0x00, +0x3F,0xFC,0x00,0x00,0x07,0xFF,0x80,0x00,0x00,0x00, +0x00,0x07,0xFF,0xC0,0x00,0x00,0x3F,0xFC,0x00,0x00, +0x00,0x00,0x00,0x7F,0xF8,0x00,0x00,0x03,0xFF,0xC0, +0x00,0x00,0x00,0x00,0x0F,0xFF,0x80,0x00,0x00,0x3F, +0xFE,0x00,0x00,0x00,0x00,0x00,0xFF,0xF8,0x00,0x00, +0x01,0xFF,0xE0,0x00,0x00,0x00,0x00,0x0F,0xFF,0x00, +0x00,0x00,0x1F,0xFE,0x00,0x00,0x00,0x00,0x01,0xFF, +0xF0,0x00,0x00,0x00,0xFF,0xF0,0x00,0x00,0x00,0x00, +0x1F,0xFE,0x00,0x00,0x00,0x0F,0xFF,0x00,0x00,0x00, +0x00,0x03,0xFF,0xE0,0x00,0x00,0x00,0xFF,0xF8,0x00, +0x01,0x00,0x00,0x07,0xFF,0x80,0x00,0x00,0x00,0xFF, +0xF0,0x00,0x00,0x00,0x00,0xFF,0xF8,0x00,0x00,0x00, +0x0F,0xFF,0x80,0x00,0x00,0x00,0x0F,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0xF8,0x00,0x02,0x40,0x00,0x3F,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x04,0x00,0x00, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x08, +0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xF8, +0x00,0x12,0x00,0x0F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xF8,0x00,0x20,0x00,0x3F,0xFE,0x00,0x00,0x00, +0x00,0x00,0xFF,0xF8,0x00,0x48,0x00,0xFF,0xF8,0x00, +0x00,0x00,0x00,0x00,0xFF,0xF8,0x00,0x80,0x03,0xFF, +0xE0,0x00,0x00,0x00,0x00,0x00,0xFF,0xF8,0x01,0x20, +0x0F,0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0xFF,0xF8, +0x02,0x00,0x3F,0xFE,0x00,0x00,0x00,0x00,0x00,0x00, +0xFF,0xF8,0x00,0x07,0xFF,0xE0,0x00,0x00,0x00,0x00, +0x00,0x0F,0xFF,0xC0,0x40,0x0F,0xFF,0x80,0x00,0x00, +0x00,0x00,0x00,0x0F,0xFF,0x80,0x80,0x3F,0xFE,0x00, +0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0x80,0x07,0xFF, +0xE0,0x00,0x00,0x00,0x00,0x00,0x00,0xFF,0xFC,0x00, +0x7F,0xFC,0x00,0x00,0x00,0x00,0x00,0x00,0x07,0xFF, +0xC1,0x01,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x00, +0x0F,0xFF,0xC0,0x1F,0xFF,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x7F,0xFC,0x03,0xFF,0xF0,0x00,0x00,0x00, +0x00,0x00,0x00,0x07,0xFF,0xE0,0x3F,0xFE,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x3F,0xFE,0x20,0xFF,0xFC, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFE,0x0F, +0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x03,0xFF, +0xE4,0x3F,0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x07,0xFF,0xE7,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x3F,0xFF,0x12,0x2F,0xAC,0x01,0x65,0xFF, +0xFF,0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x00,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x7F,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFC,0x00,0x00,0x3F,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0x80,0x00,0x1F,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0xF0,0x00,0x0F,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFC,0x00,0x07,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0x80,0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xE0,0x01,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xF8, +0x01,0x1F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xC0, +0x0F,0xFF,0x80,0x00,0x00,0x03,0xFF,0xFF,0xF0,0x07, +0xFF,0xC0,0x00,0x00,0x00,0x0F,0xFF,0xFC,0x03,0xFF, +0xE0,0x00,0x00,0x00,0x01,0xFF,0xFE,0x01,0xFF,0xF0, +0x00,0x00,0x00,0x00,0x7F,0xFF,0x80,0xFF,0xF8,0x00, +0x00,0x00,0x00,0x1F,0xFF,0xC0,0x7F,0xFC,0x00,0x00, +0x00,0x00,0x07,0xFF,0xF0,0x47,0xFF,0xC0,0x00,0x00, +0x00,0x00,0x3F,0xFF,0x03,0xFF,0xE0,0x00,0x00,0x00, +0x00,0x0F,0xFF,0x82,0x3F,0xFE,0x00,0x00,0x00,0x00, +0x00,0xFF,0xFC,0x37,0xFF,0xE0,0x00,0x00,0x00,0x00, +0x07,0xFF,0xC1,0xFF,0xF0,0x00,0x00,0x00,0x00,0x03, +0xFF,0xC1,0x1F,0xFF,0x00,0x00,0x00,0x00,0x00,0x7F, +0xFC,0x0F,0xFF,0x80,0x00,0x00,0x00,0x00,0x3F,0xFC, +0x07,0xFF,0xC0,0x00,0x00,0x00,0x00,0x3F,0xFE,0x03, +0xFF,0xE0,0x00,0x00,0x00,0x00,0x3F,0xFE,0x01,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x3F,0xFE,0x00,0xFF,0xF8, +0x00,0x00,0x00,0x00,0x3F,0xFF,0x00,0x7F,0xFC,0x00, +0x00,0x00,0x00,0x3F,0xFF,0x00,0x3F,0xFE,0x00,0x00, +0x00,0x00,0x7F,0xFF,0x00,0x1F,0xFF,0x00,0x00,0x00, +0x07,0xFF,0xFF,0x00,0x0F,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0x00,0x07,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFE,0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFE, +0x00,0x01,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFC,0x00, +0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x00, +0x7F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xE0,0x00,0x3F, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x1F,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x80,0x0F,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xE0,0x07,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xF8,0x03,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFE,0x01,0xFF,0xF0,0x00,0x00,0x00, +0x1F,0xFF,0xFF,0x80,0xFF,0xF8,0x00,0x00,0x00,0x00, +0xFF,0xFF,0xE0,0x7F,0xFC,0x00,0x00,0x00,0x00,0x0F, +0xFF,0xF8,0x3F,0xFE,0x00,0x00,0x00,0x00,0x01,0xFF, +0xFE,0x1F,0xFF,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF, +0x0F,0xFF,0x80,0x00,0x00,0x00,0x00,0x1F,0xFF,0xC8, +0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0xFF,0xFC,0x7F, +0xFC,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0x47,0xFF, +0xC0,0x00,0x00,0x00,0x00,0x01,0xFF,0xF3,0xFF,0xE0, +0x00,0x00,0x00,0x00,0x00,0xFF,0xFF,0x7F,0xFE,0x00, +0x00,0x00,0x00,0x00,0x07,0xFF,0xE3,0xFF,0xE0,0x00, +0x00,0x00,0x00,0x00,0x7F,0xFD,0xFF,0xF0,0x00,0x00, +0x00,0x00,0x00,0x7F,0xFF,0x1F,0xFF,0x00,0x00,0x00, +0x00,0x00,0x07,0xFF,0xD1,0xFF,0xF0,0x00,0x00,0x00, +0x00,0x00,0xFF,0xFC,0xFF,0xF8,0x00,0x00,0x00,0x00, +0x00,0xFF,0xFC,0x7F,0xFC,0x00,0x00,0x00,0x00,0x00, +0xFF,0xFE,0x3F,0xFE,0x00,0x00,0x00,0x00,0x00,0xFF, +0xFE,0x1F,0xFF,0x00,0x00,0x00,0x00,0x00,0xFF,0xFF, +0x0F,0xFF,0x80,0x00,0x00,0x00,0x01,0xFF,0xFF,0x07, +0xFF,0xC0,0x00,0x00,0x00,0x03,0xFF,0xFF,0x83,0xFF, +0xE0,0x00,0x00,0x00,0x1F,0xFF,0xFF,0x81,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x81,0x1F,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xF0,0x0F,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xF0,0x07,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0xE0,0x03,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0xE0,0x01,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xC0,0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0x80,0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x00, +0x00,0x3F,0xFF,0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x00, +0x1F,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00, +0x15,0x30,0x9B,0xFD,0x80,0x00,0x00,0x00,0x00,0x07, +0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0F, +0xFF,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x00,0x03, +0xFF,0xFF,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x00, +0xFF,0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00, +0x1F,0xFF,0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x00,0x00, +0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x00, +0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x00,0x00, +0x00,0x07,0xFF,0xFF,0xFF,0xFF,0xFF,0xFE,0x00,0x00, +0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xF8,0x00, +0x00,0x00,0x0F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xE0, +0x00,0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0x80,0x00,0x00,0x0F,0xFF,0xFF,0xF0,0x00,0xFF,0xFF, +0xFE,0x00,0x00,0x00,0xFF,0xFF,0xF8,0x00,0x00,0x7F, +0xFF,0xF8,0x00,0x00,0x0F,0xFF,0xFE,0x00,0x00,0x00, +0xFF,0xFF,0xE0,0x00,0x00,0xFF,0xFF,0xC0,0x00,0x00, +0x01,0xFF,0xFF,0x80,0x00,0x0F,0xFF,0xF8,0x00,0x00, +0x00,0x07,0xFF,0xFC,0x00,0x00,0xFF,0xFF,0x80,0x00, +0x00,0x00,0x0F,0xFF,0xF0,0x00,0x0F,0xFF,0xF0,0x00, +0x00,0x00,0x00,0x3F,0xFF,0xC0,0x00,0x7F,0xFF,0x00, +0x00,0x00,0x00,0x00,0xFF,0xFE,0x00,0x07,0xFF,0xF0, +0x00,0x00,0x00,0x00,0x07,0xFF,0xF8,0x00,0x3F,0xFF, +0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0xC0,0x03,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0x00,0x3F, +0xFF,0x80,0x00,0x00,0x00,0x00,0x01,0xFF,0xF8,0x01, +0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0xE0, +0x0F,0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF, +0x00,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x01,0xFF, +0xF8,0x07,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00,0x07, +0xFF,0xE0,0x7F,0xFE,0x00,0x00,0x00,0x00,0x00,0x00, +0x3F,0xFF,0x03,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00, +0x01,0xFF,0x80,0x1F,0xFF,0x00,0x00,0x00,0x00,0x00, +0x00,0x07,0x80,0x01,0xFF,0xF8,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x49,0xFF,0xF0,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0x80,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x02,0x9F,0xFF,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xF8,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x1B,0xFF,0xF0, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x1B,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x11, +0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x18,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x03,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x00, +0x10,0x00,0x1F,0xFF,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0xF8,0x00,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00, +0x00,0x0F,0xFC,0x07,0xFF,0xC0,0x00,0x00,0x00,0x00, +0x00,0x00,0x7F,0xFE,0x1F,0xFF,0x00,0x00,0x00,0x00, +0x00,0x00,0x03,0xFF,0xF0,0xFF,0xF8,0x00,0x00,0x00, +0x00,0x00,0x00,0x1F,0xFF,0x07,0xFF,0xE0,0x00,0x00, +0x00,0x00,0x00,0x01,0xFF,0xF8,0x1F,0xFF,0x00,0x00, +0x00,0x00,0x00,0x00,0x0F,0xFF,0xC0,0xFF,0xF8,0x00, +0x00,0x00,0x00,0x00,0x00,0xFF,0xFC,0x07,0xFF,0xE0, +0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xE0,0x1F,0xFF, +0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0x00,0xFF, +0xFC,0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xF0,0x03, +0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0x80, +0x1F,0xFF,0x80,0x00,0x00,0x00,0x00,0x03,0xFF,0xF8, +0x00,0x7F,0xFE,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF, +0xC0,0x03,0xFF,0xF8,0x00,0x00,0x00,0x00,0x01,0xFF, +0xFC,0x00,0x0F,0xFF,0xE0,0x00,0x00,0x00,0x00,0x1F, +0xFF,0xE0,0x00,0x7F,0xFF,0x80,0x00,0x00,0x00,0x01, +0xFF,0xFE,0x00,0x01,0xFF,0xFF,0x00,0x00,0x00,0x00, +0x1F,0xFF,0xF0,0x00,0x07,0xFF,0xFC,0x00,0x00,0x00, +0x03,0xFF,0xFF,0x00,0x00,0x1F,0xFF,0xF8,0x00,0x00, +0x00,0x3F,0xFF,0xF0,0x00,0x00,0xFF,0xFF,0xF0,0x00, +0x00,0x07,0xFF,0xFF,0x00,0x00,0x03,0xFF,0xFF,0xF0, +0x00,0x01,0xFF,0xFF,0xF0,0x00,0x00,0x0F,0xFF,0xFF, +0xF8,0x00,0xFF,0xFF,0xFF,0x80,0x00,0x00,0x3F,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x00,0x00,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x03, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x00, +0x07,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x00,0x00, +0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0xFF,0xF0,0x00,0x00, +0x00,0x00,0x3F,0xFF,0xFF,0xFF,0xFF,0xFE,0x00,0x00, +0x00,0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0xC0,0x00, +0x00,0x00,0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xF8,0x00, +0x00,0x00,0x00,0x00,0x01,0xFF,0xFF,0xFF,0xFF,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0xFF,0xFF,0xFF,0xC0, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0xC0, +0x00,0x00,0x00,0x00,0x13,0xEF,0xAC,0x01,0x81,0xFF, +0xFF,0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x00,0x01,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0x80,0x00,0x00,0x01,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x00,0x01,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFE,0x00,0x00,0x01,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x80,0x00,0x01,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xE0,0x00,0x01,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x01,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x01,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFE,0x00,0x01,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x01,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x80,0x01,0xFF, +0xF0,0x00,0x00,0x00,0x3F,0xFF,0xFF,0xC0,0x01,0xFF, +0xF0,0x00,0x00,0x00,0x01,0xFF,0xFF,0xE0,0x01,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x7F,0xFF,0xF0,0x01,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x1F,0xFF,0xF8,0x01,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x07,0xFF,0xFC,0x01,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x03,0xFF,0xFC,0x01,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x01,0xFF,0xFE,0x01,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0xFF,0xFE,0x01,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0x01,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0x82,0x3F, +0xFE,0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xF0,0x3F, +0xFE,0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xF8,0x3F, +0xFE,0x00,0x00,0x00,0x00,0x00,0x00,0xFF,0xF8,0x3F, +0xFE,0x00,0x00,0x00,0x00,0x00,0x00,0xFF,0xFC,0x47, +0xFF,0xC0,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0x87, +0xFF,0xC0,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0xC9, +0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x00,0xFF,0xF8, +0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x00,0xFF,0xFD, +0x7F,0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF, +0xB7,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x00,0xFF, +0xFE,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x00,0x1F, +0xFF,0xAF,0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0x03, +0xFF,0xF9,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x00, +0xFF,0xFA,0x7F,0xFE,0x00,0x00,0x00,0x00,0x00,0x00, +0x3F,0xFE,0x3F,0xFE,0x00,0x00,0x00,0x00,0x00,0x00, +0x7F,0xFE,0x47,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00, +0x0F,0xFF,0x87,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00, +0x1F,0xFF,0x87,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00, +0x1F,0xFF,0x08,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00, +0x07,0xFF,0xE1,0x1F,0xFF,0x00,0x00,0x00,0x00,0x00, +0x01,0xFF,0xF8,0x1F,0xFF,0x00,0x00,0x00,0x00,0x00, +0x03,0xFF,0xF0,0x1F,0xFF,0x00,0x00,0x00,0x00,0x00, +0x07,0xFF,0xF0,0x1F,0xFF,0x00,0x00,0x00,0x00,0x00, +0x0F,0xFF,0xE0,0x1F,0xFF,0x00,0x00,0x00,0x00,0x00, +0x1F,0xFF,0xE0,0x1F,0xFF,0x00,0x00,0x00,0x00,0x00, +0x3F,0xFF,0xC0,0x1F,0xFF,0x00,0x00,0x00,0x00,0x00, +0x7F,0xFF,0x80,0x1F,0xFF,0x00,0x00,0x00,0x00,0x01, +0xFF,0xFF,0x80,0x1F,0xFF,0x00,0x00,0x00,0x00,0x07, +0xFF,0xFF,0x00,0x1F,0xFF,0x00,0x00,0x00,0x00,0x3F, +0xFF,0xFE,0x00,0x1F,0xFF,0x00,0x00,0x00,0x07,0xFF, +0xFF,0xFC,0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xF8,0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xF0,0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xE0,0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xC0,0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0x00,0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFE,0x00,0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xF8,0x00,0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xE0,0x00,0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0x00,0x00,0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0xFF,0xF0, +0x00,0x00,0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0xFC,0x00, +0x00,0x00,0x00,0x00,0x11,0xEF,0xAC,0x01,0x67,0x7F, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFE,0x57,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xCD,0xFF,0xF8, +0x00,0x00,0x00,0x00,0x00,0x00,0x01,0xBF,0xFF,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x37,0xFF,0xE0,0x00, +0x00,0x00,0x00,0x00,0x00,0x06,0xFF,0xFC,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x7F,0xFC,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0xDF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0xF8,0x15,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0x03,0x7F,0xFE,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x6F,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00, +0x00,0x0D,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x00, +0x01,0xBF,0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x2F,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x00,0x06, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xAF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xE0,0x10, +0x2F,0xAC,0x01,0x47,0x7F,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0xEB,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0x7F,0xFE,0x00,0x00,0x00,0x00,0x00,0x00,0x37, +0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x03,0x7F,0xFE, +0x00,0x00,0x00,0x00,0x00,0x00,0x37,0xFF,0xE0,0x00, +0x00,0x00,0x00,0x00,0x02,0x3F,0xFE,0x00,0x00,0x00, +0x00,0x00,0x00,0x37,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFC,0x02,0xBF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xC0, +0x37,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x03,0x7F, +0xFE,0x00,0x00,0x00,0x00,0x00,0x00,0x37,0xFF,0xE0, +0x00,0x00,0x00,0x00,0x00,0x03,0x7F,0xFE,0x00,0x00, +0x00,0x00,0x00,0x00,0x37,0xFF,0xE0,0x00,0x00,0x00, +0x00,0x00,0x03,0x7F,0xFE,0x00,0x00,0x00,0x00,0x00, +0x00,0x1F,0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x16,0x70,0x9B,0xFD,0x9C,0x00,0x00,0x00,0x00,0x01, +0xFF,0xFE,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x1F,0xFF,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x3F,0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x00,0x00, +0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0x00,0x00,0x00, +0x00,0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xF8,0x00, +0x00,0x00,0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0x80,0x00,0x00,0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xF0,0x00,0x00,0x00,0x00,0x7F,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x7F,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x00,0x3F,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x00,0x00,0x1F, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x80,0x00,0x00, +0x0F,0xFF,0xFF,0xFC,0x00,0x1F,0xFF,0xFF,0xF0,0x00, +0x00,0x07,0xFF,0xFF,0xE0,0x00,0x00,0x7F,0xFF,0xFE, +0x00,0x00,0x03,0xFF,0xFF,0xC0,0x00,0x00,0x03,0xFF, +0xFF,0xC0,0x00,0x01,0xFF,0xFF,0xC0,0x00,0x00,0x00, +0x3F,0xFF,0xF8,0x00,0x00,0xFF,0xFF,0xC0,0x00,0x00, +0x00,0x03,0xFF,0xFE,0x00,0x00,0x7F,0xFF,0xC0,0x00, +0x00,0x00,0x00,0x3F,0xFF,0xC0,0x00,0x3F,0xFF,0xE0, +0x00,0x00,0x00,0x00,0x07,0xFF,0xF0,0x00,0x0F,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0xFF,0xFE,0x00,0x07, +0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0x80, +0x03,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x03,0xFF, +0xF0,0x00,0xFF,0xFE,0x00,0x00,0x00,0x00,0x00,0x00, +0xFF,0xFC,0x00,0x7F,0xFF,0x00,0x00,0x00,0x00,0x00, +0x00,0x1F,0xFF,0x80,0x1F,0xFF,0x80,0x00,0x00,0x00, +0x00,0x00,0x07,0xFF,0xE0,0x0F,0xFF,0xC0,0x00,0x00, +0x00,0x00,0x00,0x00,0xFF,0xF8,0x03,0xFF,0xF0,0x00, +0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0x20,0x3F,0xFF, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0xFF,0xF8,0x0F, +0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x1F,0xFE, +0x07,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x00,0x07, +0xF8,0x01,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x00, +0x01,0xE0,0x00,0x7F,0xFC,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x3F,0xFF,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x41,0xFF,0xF0,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0xFF,0xFC,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0xB7,0xFF, +0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x06, +0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x37,0xFF,0xE0,0x00,0x00,0x00,0x01,0xFF,0xFF, +0xFF,0xFF,0xFF,0x1F,0xFF,0x00,0x00,0x00,0x00,0x0F, +0xFF,0xFF,0xFF,0xFF,0xF8,0x7F,0xFC,0x00,0x00,0x00, +0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0xCB,0xFF,0xE0,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFE,0x4F,0xFF, +0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xE3, +0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0xFF, +0xFC,0x0F,0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0x00, +0x07,0xFF,0xC3,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00, +0x00,0x01,0xFF,0xF0,0x7F,0xFC,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x7F,0xFC,0x1F,0xFF,0x80,0x00,0x00, +0x00,0x00,0x00,0x00,0x1F,0xFF,0x80,0x7F,0xFE,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0xFF,0xF8,0x0F,0xFF, +0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFE,0x03, +0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF, +0x80,0x7F,0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x03, +0xFF,0xE0,0x1F,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00, +0x00,0xFF,0xF8,0x03,0xFF,0xFC,0x00,0x00,0x00,0x00, +0x00,0x00,0x7F,0xFE,0x00,0x7F,0xFF,0x80,0x00,0x00, +0x00,0x00,0x00,0x7F,0xFF,0x80,0x1F,0xFF,0xF0,0x00, +0x00,0x00,0x00,0x00,0x7F,0xFF,0xE0,0x03,0xFF,0xFF, +0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xF8,0x00,0x7F, +0xFF,0xE0,0x00,0x00,0x00,0x00,0x3F,0xFF,0xFE,0x00, +0x0F,0xFF,0xFE,0x00,0x00,0x00,0x00,0x7F,0xFF,0xFF, +0x80,0x01,0xFF,0xFF,0xF0,0x00,0x00,0x00,0x7F,0xFF, +0xFF,0xC0,0x00,0x3F,0xFF,0xFF,0x80,0x00,0x01,0xFF, +0xFF,0xFF,0xC0,0x00,0x07,0xFF,0xFF,0xFF,0x00,0x07, +0xFF,0xFF,0xFF,0xE0,0x00,0x00,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x0F,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x01,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x00, +0x1F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xF0,0x00,0x00, +0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xF0,0x00, +0x00,0x00,0x00,0x3F,0xFF,0xFF,0xFF,0xFF,0xFF,0xF0, +0x00,0x00,0x00,0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0xFF,0xFF, +0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x00,0xFF,0xFF, +0xFF,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x07, +0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x07,0xFF,0xF8,0x00,0x00,0x00,0x00,0x12,0xAF, +0xAC,0x01,0x83,0x7F,0xFE,0x00,0x00,0x00,0x00,0x00, +0x01,0xFF,0xFD,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00, +0x07,0xFF,0xF7,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00, +0x1F,0xFF,0xDF,0xFF,0x80,0x00,0x00,0x00,0x00,0x00, +0x7F,0xFF,0x7F,0xFE,0x00,0x00,0x00,0x00,0x00,0x01, +0xFF,0xFA,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x07, +0xFF,0xF7,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xAF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0x7F,0xFE,0x00,0x00,0x00,0x00,0x00,0x01,0xFF, +0xFD,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x07,0xFF, +0xF7,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF, +0xDF,0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF, +0x7F,0xFE,0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xFD, +0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xE7, +0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0x03, +0x6F,0xB0,0x00,0x97,0x7F,0xFF,0xBF,0xFF,0xDF,0xFF, +0xEF,0xFF,0xF7,0xFF,0xFB,0xFF,0xFD,0xFF,0xFE,0xFF, +0xFF,0x7F,0xFF,0xBF,0xFF,0xDF,0xFF,0xEF,0xFF,0xF7, +0xFF,0xF5,0xFF,0xF0,0x0D,0x30,0x13,0xFD,0x0F,0x40, +0x00,0x00,0x00,0x00,0x7F,0xFF,0x40,0x00,0x00,0x00, +0x00,0x7F,0xFF,0x40,0x00,0x00,0x00,0x00,0x7F,0xFF, +0x40,0x00,0x00,0x00,0x00,0x7F,0xFF,0x40,0x00,0x00, +0x00,0x00,0x7F,0xFF,0x40,0x00,0x00,0x00,0x00,0x7F, +0xFF,0x40,0x00,0x00,0x00,0x00,0x7F,0xFF,0x40,0x00, +0x00,0x00,0x00,0x7F,0xFF,0x40,0x00,0x00,0x00,0x00, +0x7F,0xFE,0x40,0x00,0x00,0x00,0x00,0x7F,0xFC,0x00, +0xF0,0x00,0x00,0x03,0xFF,0xF7,0xFF,0xF0,0x00,0x00, +0x03,0xFF,0xEF,0xFF,0xC0,0x00,0x00,0x1F,0xFF,0x7F, +0xFE,0x00,0x00,0x00,0xFF,0xF4,0x7F,0xFE,0x00,0x00, +0x01,0xFF,0xF1,0xFF,0xF0,0x00,0x00,0x0F,0xFF,0x8F, +0xFF,0xC0,0x00,0x00,0x7F,0xFC,0x7F,0xFE,0x00,0x00, +0x07,0xFF,0xE3,0xFF,0xF8,0x00,0x00,0x3F,0xFE,0x0F, +0xFF,0xC0,0x00,0x03,0xFF,0xF0,0x7F,0xFF,0x00,0x00, +0x3F,0xFF,0x83,0xFF,0xFC,0x00,0x03,0xFF,0xF8,0x0F, +0xFF,0xF8,0x00,0x7F,0xFF,0xC0,0x7F,0xFF,0xF0,0x0F, +0xFF,0xFC,0x01,0xFF,0xFF,0xFF,0xFF,0xFF,0xE0,0x0F, +0xFF,0xFF,0xFF,0xFF,0xFE,0x00,0x3F,0xFF,0xFF,0xFF, +0xFF,0xE0,0x00,0xFF,0xFF,0xFF,0xFF,0xFE,0x00,0x03, +0xFF,0xFF,0xFF,0xFF,0xE0,0x00,0x0F,0xFF,0xFF,0xFF, +0xFE,0x00,0x00,0x3F,0xFF,0xFF,0xFF,0xE0,0x00,0x00, +0x7F,0xFF,0xFF,0xFC,0x00,0x00,0x00,0xFF,0xFF,0xFF, +0x80,0x00,0x00,0x01,0xFF,0xFF,0xF0,0x00,0x00,0x00, +0x00,0xFF,0xF0,0x00,0x00,0x00,0x13,0xEF,0xAC,0x01, +0x65,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF, +0xE1,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0xFF,0xFF, +0xC1,0xFF,0xF0,0x00,0x00,0x00,0x00,0x01,0xFF,0xFF, +0x81,0xFF,0xF0,0x00,0x00,0x00,0x00,0x03,0xFF,0xFF, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x00,0x07,0xFF,0xFE, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x00,0x0F,0xFF,0xFC, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x00,0x1F,0xFF,0xF8, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x00,0x3F,0xFF,0xF0, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x00,0x7F,0xFF,0xE0, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x00,0xFF,0xFF,0xC0, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x01,0xFF,0xFF,0x80, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x03,0xFF,0xFF,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x07,0xFF,0xFE,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x0F,0xFF,0xFC,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x1F,0xFF,0xF8,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x3F,0xFF,0xF0,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x7F,0xFF,0xE0,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x00,0xFF,0xFF,0xC0,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x01,0xFF,0xFF,0x80,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x03,0xFF,0xFF,0x00,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x07,0xFF,0xFE,0x00,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x0F,0xFF,0xFC,0x00,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x1F,0xFF,0xF8,0x00,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x3F,0xFF,0xF0,0x00,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x7F,0xFF,0xE0,0x00,0x00, +0x01,0xFF,0xF0,0x00,0x00,0xFF,0xFF,0xC0,0x00,0x00, +0x01,0xFF,0xF0,0x00,0x01,0xFF,0xFF,0x80,0x00,0x00, +0x01,0xFF,0xF0,0x00,0x03,0xFF,0xFF,0x00,0x00,0x00, +0x01,0xFF,0xF0,0x00,0x07,0xFF,0xFE,0x00,0x00,0x00, +0x01,0xFF,0xF0,0x00,0x0F,0xFF,0xFC,0x00,0x00,0x00, +0x01,0xFF,0xF0,0x00,0x1F,0xFF,0xF8,0x00,0x00,0x00, +0x01,0xFF,0xF0,0x00,0x3F,0xFF,0xF0,0x00,0x00,0x00, +0x01,0xFF,0xF0,0x00,0x7F,0xFF,0xC0,0x00,0x00,0x00, +0x01,0xFF,0xF0,0x00,0xFF,0xFF,0x80,0x00,0x00,0x00, +0x01,0xFF,0xF0,0x01,0xFF,0xFF,0x00,0x00,0x00,0x00, +0x01,0xFF,0xF0,0x03,0xFF,0xFE,0x00,0x00,0x00,0x00, +0x01,0xFF,0xF0,0x07,0xFF,0xFC,0x00,0x00,0x00,0x00, +0x01,0xFF,0xF0,0x0F,0xFF,0xF8,0x00,0x00,0x00,0x00, +0x01,0xFF,0xF0,0x1F,0xFF,0xF0,0x00,0x00,0x00,0x00, +0x01,0xFF,0xF0,0x3F,0xFF,0xF0,0x00,0x00,0x00,0x00, +0x01,0xFF,0xF0,0x7F,0xFF,0xF0,0x00,0x00,0x00,0x00, +0x01,0xFF,0xF0,0xFF,0xFF,0xF8,0x00,0x00,0x00,0x00, +0x01,0xFF,0xF1,0xFF,0xFF,0xFC,0x00,0x00,0x00,0x00, +0x01,0xFF,0xF3,0xFF,0xFF,0xFE,0x00,0x00,0x00,0x00, +0x01,0xFF,0xF7,0xFF,0xFF,0xFE,0x00,0x00,0x00,0x00, +0x01,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00, +0x01,0xFF,0xFF,0xFF,0xFF,0xFF,0x80,0x00,0x00,0x00, +0x01,0xFF,0xFF,0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x00, +0x01,0xFF,0xFF,0xFF,0xCF,0xFF,0xC0,0x00,0x00,0x00, +0x01,0xFF,0xFF,0xFF,0x8F,0xFF,0xE0,0x00,0x00,0x00, +0x01,0xFF,0xFF,0xFF,0x07,0xFF,0xF0,0x00,0x00,0x00, +0x01,0xFF,0xFF,0xFE,0x03,0xFF,0xF8,0x00,0x00,0x00, +0x01,0xFF,0xFF,0xFC,0x01,0xFF,0xFC,0x00,0x00,0x00, +0x01,0xFF,0xFF,0xF8,0x01,0xFF,0xFC,0x00,0x00,0x00, +0x01,0xFF,0xFF,0xF0,0x00,0xFF,0xFE,0x00,0x00,0x00, +0x01,0xFF,0xFF,0xE0,0x00,0x7F,0xFF,0x00,0x00,0x00, +0x01,0xFF,0xFF,0xC0,0x00,0x3F,0xFF,0x80,0x00,0x00, +0x01,0xFF,0xFF,0x80,0x00,0x3F,0xFF,0x80,0x00,0x00, +0x01,0xFF,0xFF,0x00,0x00,0x1F,0xFF,0xC0,0x00,0x00, +0x01,0xFF,0xFE,0x00,0x00,0x0F,0xFF,0xE0,0x00,0x00, +0x01,0xFF,0xFC,0x00,0x00,0x0F,0xFF,0xF0,0x00,0x00, +0x01,0xFF,0xF8,0x00,0x00,0x07,0xFF,0xF0,0x00,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x03,0xFF,0xF8,0x00,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x01,0xFF,0xFC,0x00,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x01,0xFF,0xFE,0x00,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x00,0xFF,0xFE,0x00,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x7F,0xFF,0x00,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x3F,0xFF,0x80,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x3F,0xFF,0xC0,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x1F,0xFF,0xE0,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x0F,0xFF,0xE0,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x07,0xFF,0xF0,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x07,0xFF,0xF8,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x03,0xFF,0xFC,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x01,0xFF,0xFC,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x00,0xFF,0xFE,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x00,0xFF,0xFF,0x00, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x00,0x7F,0xFF,0x80, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x00,0x3F,0xFF,0x80, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x00,0x3F,0xFF,0xC0, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x00,0x1F,0xFF,0xE0, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x00,0x0F,0xFF,0xF0, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x00,0x07,0xFF,0xF0, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x00,0x07,0xFF,0xF8, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x00,0x03,0xFF,0xFC, +0x01,0xFF,0xF0,0x00,0x00,0x00,0x00,0x01,0xFF,0xFE, +0x02,0x3F,0xFE,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF, +0xE0,0x3F,0xFE,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF, +0xF0,0x3F,0xFE,0x00,0x00,0x00,0x00,0x00,0x07,0xFF, +0xF8,0x47,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00,0x7F, +0xFF,0x87,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00,0x3F, +0xFF,0xC7,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00,0x1F, +0xFF,0xE7,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00,0x0F, +0xFF,0xF0,0x0E,0xEF,0xAC,0x01,0x2B,0x7F,0xFE,0x00, +0x00,0x00,0x00,0x00,0x06,0xFF,0xFC,0x00,0x00,0x00, +0x00,0x00,0x0D,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00, +0x1B,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x37,0xFF, +0xE0,0x00,0x00,0x00,0x00,0x00,0x6F,0xFF,0xC0,0x00, +0x00,0x00,0x00,0x00,0xDF,0xFF,0x80,0x00,0x00,0x00, +0x00,0x01,0xBF,0xFF,0x00,0x00,0x00,0x00,0x00,0x03, +0x7F,0xFE,0x00,0x00,0x00,0x00,0x00,0x06,0xFF,0xFC, +0x00,0x00,0x00,0x00,0x00,0x0D,0xFF,0xF8,0x00,0x00, +0x00,0x00,0x00,0x1B,0xFF,0xF0,0x00,0x00,0x00,0x00, +0x00,0x37,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xD7, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x16,0xEF,0xA4, +0x01,0xB6,0x3F,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00, +0x00,0x7F,0xFF,0xFC,0xFF,0xFF,0xFC,0x00,0x00,0x00, +0x00,0x00,0x01,0xFF,0xFF,0xF9,0xFF,0xFF,0xFC,0x00, +0x00,0x00,0x00,0x00,0x07,0xFF,0xFF,0xF3,0xFF,0xFF, +0xFC,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0xFF,0xDF, +0xFF,0xFF,0xE0,0x00,0x00,0x00,0x00,0x01,0xFF,0xFF, +0xFE,0x3F,0xFF,0xFF,0xC0,0x00,0x00,0x00,0x00,0x07, +0xFF,0xFF,0xFB,0xFF,0xFF,0xFE,0x00,0x00,0x00,0x00, +0x00,0x7F,0xFF,0xFF,0xBF,0xFF,0xFF,0xE0,0x00,0x00, +0x00,0x00,0x0F,0xFF,0xFF,0xFC,0x7F,0xFD,0xFF,0xC0, +0x00,0x00,0x00,0x00,0x1F,0xFD,0xFF,0xF7,0xFF,0xDF, +0xFE,0x00,0x00,0x00,0x00,0x03,0xFF,0xDF,0xFF,0x8F, +0xFF,0x9F,0xFC,0x00,0x00,0x00,0x00,0x07,0xFF,0x3F, +0xFE,0xFF,0xF9,0xFF,0xE0,0x00,0x00,0x00,0x00,0xFF, +0xF3,0xFF,0xF1,0xFF,0xF1,0xFF,0xC0,0x00,0x00,0x00, +0x01,0xFF,0xC7,0xFF,0xDF,0xFF,0x1F,0xFE,0x00,0x00, +0x00,0x00,0x3F,0xFC,0x7F,0xFE,0x3F,0xFE,0x1F,0xFC, +0x00,0x00,0x00,0x00,0x7F,0xF0,0xFF,0xFB,0xFF,0xE1, +0xFF,0xE0,0x00,0x00,0x00,0x0F,0xFF,0x0F,0xFF,0xC7, +0xFF,0xC1,0xFF,0xC0,0x00,0x00,0x00,0x1F,0xFC,0x1F, +0xFF,0x7F,0xFC,0x1F,0xFE,0x00,0x00,0x00,0x03,0xFF, +0xC1,0xFF,0xF7,0xFF,0xC1,0xFF,0xE0,0x00,0x00,0x00, +0x3F,0xF8,0x1F,0xFF,0x7F,0xFC,0x0F,0xFE,0x00,0x00, +0x00,0x03,0xFF,0x81,0xFF,0xF7,0xFF,0xC0,0xFF,0xF0, +0x00,0x00,0x00,0x3F,0xF8,0x1F,0xFF,0x7F,0xFC,0x0F, +0xFF,0x00,0x00,0x00,0x07,0xFF,0x81,0xFF,0xF8,0xFF, +0xF8,0x0F,0xFE,0x00,0x00,0x00,0x0F,0xFE,0x03,0xFF, +0xEF,0xFF,0x80,0xFF,0xF0,0x00,0x00,0x01,0xFF,0xE0, +0x3F,0xFF,0x1F,0xFF,0x00,0xFF,0xE0,0x00,0x00,0x03, +0xFF,0x80,0x7F,0xFD,0xFF,0xF0,0x0F,0xFF,0x00,0x00, +0x00,0x7F,0xF8,0x07,0xFF,0xE3,0xFF,0xE0,0x0F,0xFE, +0x00,0x00,0x00,0xFF,0xE0,0x0F,0xFF,0xBF,0xFE,0x00, +0xFF,0xF0,0x00,0x00,0x1F,0xFE,0x00,0xFF,0xFC,0x7F, +0xFC,0x00,0xFF,0xE0,0x00,0x00,0x3F,0xF8,0x01,0xFF, +0xF7,0xFF,0xC0,0x0F,0xFF,0x00,0x00,0x07,0xFF,0x80, +0x1F,0xFF,0x8F,0xFF,0x80,0x0F,0xFE,0x00,0x00,0x0F, +0xFE,0x00,0x3F,0xFE,0xFF,0xF8,0x00,0xFF,0xF0,0x00, +0x01,0xFF,0xE0,0x03,0xFF,0xEF,0xFF,0x80,0x0F,0xFF, +0x00,0x00,0x1F,0xFC,0x00,0x3F,0xFE,0xFF,0xF8,0x00, +0x7F,0xF0,0x00,0x01,0xFF,0xC0,0x03,0xFF,0xEF,0xFF, +0x80,0x07,0xFF,0x80,0x00,0x1F,0xFC,0x00,0x3F,0xFE, +0xFF,0xF8,0x00,0x7F,0xF8,0x00,0x03,0xFF,0xC0,0x03, +0xFF,0xF1,0xFF,0xF0,0x00,0x7F,0xF0,0x00,0x07,0xFF, +0x00,0x07,0xFF,0xDF,0xFF,0x00,0x07,0xFF,0x80,0x00, +0xFF,0xF0,0x00,0x7F,0xFE,0x3F,0xFE,0x00,0x07,0xFF, +0x00,0x01,0xFF,0xC0,0x00,0xFF,0xFB,0xFF,0xE0,0x00, +0x7F,0xF8,0x00,0x3F,0xFC,0x00,0x0F,0xFF,0xC7,0xFF, +0xC0,0x00,0x7F,0xF0,0x00,0x7F,0xF0,0x00,0x1F,0xFF, +0x7F,0xFC,0x00,0x07,0xFF,0x80,0x0F,0xFF,0x00,0x01, +0xFF,0xF8,0xFF,0xF8,0x00,0x07,0xFF,0x00,0x1F,0xFC, +0x00,0x03,0xFF,0xEF,0xFF,0x80,0x00,0x7F,0xF8,0x03, +0xFF,0xC0,0x00,0x3F,0xFE,0xFF,0xF8,0x00,0x07,0xFF, +0x80,0x3F,0xF8,0x00,0x03,0xFF,0xEF,0xFF,0x80,0x00, +0x3F,0xF8,0x03,0xFF,0x80,0x00,0x3F,0xFE,0xFF,0xF8, +0x00,0x03,0xFF,0xC0,0x7F,0xF8,0x00,0x03,0xFF,0xEF, +0xFF,0x80,0x00,0x3F,0xFC,0x07,0xFF,0x00,0x00,0x3F, +0xFE,0xFF,0xF8,0x00,0x01,0xFF,0xC0,0x7F,0xF0,0x00, +0x03,0xFF,0xEF,0xFF,0x80,0x00,0x1F,0xFC,0x0F,0xFF, +0x00,0x00,0x3F,0xFE,0xFF,0xF8,0x00,0x01,0xFF,0xE0, +0xFF,0xF0,0x00,0x03,0xFF,0xF1,0xFF,0xF0,0x00,0x01, +0xFF,0xC1,0xFF,0xC0,0x00,0x07,0xFF,0xDF,0xFF,0x00, +0x00,0x1F,0xFE,0x3F,0xFC,0x00,0x00,0x7F,0xFE,0x3F, +0xFE,0x00,0x00,0x1F,0xFC,0x7F,0xF0,0x00,0x00,0xFF, +0xFB,0xFF,0xE0,0x00,0x01,0xFF,0xEF,0xFF,0x00,0x00, +0x0F,0xFF,0xC7,0xFF,0xC0,0x00,0x01,0xFF,0xDF,0xFC, +0x00,0x00,0x1F,0xFF,0x7F,0xFC,0x00,0x00,0x1F,0xFF, +0xFF,0xC0,0x00,0x01,0xFF,0xF9,0xFF,0xF8,0x00,0x00, +0x1F,0xFF,0xFF,0x00,0x00,0x03,0xFF,0xEF,0xFF,0x80, +0x00,0x01,0xFF,0xFF,0xE0,0x00,0x00,0x3F,0xFF,0x1F, +0xFF,0x00,0x00,0x01,0xFF,0xFF,0xC0,0x00,0x00,0x7F, +0xFD,0xFF,0xF0,0x00,0x00,0x1F,0xFF,0xF8,0x00,0x00, +0x07,0xFF,0xE7,0xFF,0xE0,0x00,0x00,0x1F,0xFF,0xF0, +0x00,0x00,0x0F,0xFF,0xCF,0xFF,0xC0,0x00,0x00,0x1F, +0xFF,0xC0,0x00,0x00,0x1F,0xFF,0x12,0xAF,0xAC,0x01, +0x81,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF, +0xC7,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x3F,0xFE, +0xFF,0xFF,0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xE3, +0xFF,0xFE,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0x7F, +0xFF,0xE0,0x00,0x00,0x00,0x00,0x03,0xFF,0xF1,0xFF, +0xFF,0xC0,0x00,0x00,0x00,0x00,0x0F,0xFF,0xBF,0xFF, +0xFC,0x00,0x00,0x00,0x00,0x01,0xFF,0xF8,0xFF,0xFF, +0xF8,0x00,0x00,0x00,0x00,0x07,0xFF,0xDF,0xFF,0xFF, +0x80,0x00,0x00,0x00,0x00,0xFF,0xFC,0x7F,0xFF,0xFF, +0x00,0x00,0x00,0x00,0x03,0xFF,0xEF,0xFF,0xFF,0xF0, +0x00,0x00,0x00,0x00,0x7F,0xFE,0x3F,0xFF,0xFF,0xE0, +0x00,0x00,0x00,0x01,0xFF,0xF7,0xFF,0xFF,0xFE,0x00, +0x00,0x00,0x00,0x3F,0xFF,0x1F,0xFF,0xFF,0xFC,0x00, +0x00,0x00,0x00,0xFF,0xFB,0xFF,0xFF,0xFF,0xC0,0x00, +0x00,0x00,0x1F,0xFF,0x8F,0xFF,0xFF,0xFF,0x80,0x00, +0x00,0x00,0x7F,0xFD,0xFF,0xF7,0xFF,0xF8,0x00,0x00, +0x00,0x0F,0xFF,0xBF,0xFE,0x7F,0xFF,0x00,0x00,0x00, +0x01,0xFF,0xF7,0xFF,0xCF,0xFF,0xF0,0x00,0x00,0x00, +0x3F,0xFE,0xFF,0xF8,0xFF,0xFF,0x00,0x00,0x00,0x07, +0xFF,0xDF,0xFF,0x0F,0xFF,0xE0,0x00,0x00,0x00,0xFF, +0xFB,0xFF,0xE1,0xFF,0xFE,0x00,0x00,0x00,0x1F,0xFF, +0x7F,0xFC,0x1F,0xFF,0xE0,0x00,0x00,0x03,0xFF,0xEF, +0xFF,0x81,0xFF,0xFC,0x00,0x00,0x00,0x7F,0xFD,0xFF, +0xF0,0x3F,0xFF,0xC0,0x00,0x00,0x0F,0xFF,0xBF,0xFE, +0x03,0xFF,0xFC,0x00,0x00,0x01,0xFF,0xF7,0xFF,0xC0, +0x3F,0xFF,0x80,0x00,0x00,0x3F,0xFE,0xFF,0xF8,0x07, +0xFF,0xF8,0x00,0x00,0x07,0xFF,0xDF,0xFF,0x00,0x7F, +0xFF,0x80,0x00,0x00,0xFF,0xFB,0xFF,0xE0,0x07,0xFF, +0xF0,0x00,0x00,0x1F,0xFF,0x7F,0xFC,0x00,0xFF,0xFF, +0x00,0x00,0x03,0xFF,0xEF,0xFF,0x80,0x0F,0xFF,0xF0, +0x00,0x00,0x7F,0xFD,0xFF,0xF0,0x00,0xFF,0xFE,0x00, +0x00,0x0F,0xFF,0xBF,0xFE,0x00,0x1F,0xFF,0xE0,0x00, +0x01,0xFF,0xF7,0xFF,0xC0,0x01,0xFF,0xFE,0x00,0x00, +0x3F,0xFE,0xFF,0xF8,0x00,0x1F,0xFF,0xC0,0x00,0x07, +0xFF,0xDF,0xFF,0x00,0x03,0xFF,0xFC,0x00,0x00,0xFF, +0xFB,0xFF,0xE0,0x00,0x3F,0xFF,0xC0,0x00,0x1F,0xFF, +0x7F,0xFC,0x00,0x03,0xFF,0xF8,0x00,0x03,0xFF,0xEF, +0xFF,0x80,0x00,0x7F,0xFF,0x80,0x00,0x7F,0xFD,0xFF, +0xF0,0x00,0x07,0xFF,0xF0,0x00,0x0F,0xFF,0xBF,0xFE, +0x00,0x00,0xFF,0xFF,0x00,0x01,0xFF,0xF7,0xFF,0xC0, +0x00,0x0F,0xFF,0xF0,0x00,0x3F,0xFE,0xFF,0xF8,0x00, +0x00,0xFF,0xFE,0x00,0x07,0xFF,0xDF,0xFF,0x00,0x00, +0x1F,0xFF,0xE0,0x00,0xFF,0xFB,0xFF,0xE0,0x00,0x01, +0xFF,0xFE,0x00,0x1F,0xFF,0x7F,0xFC,0x00,0x00,0x1F, +0xFF,0xC0,0x03,0xFF,0xEF,0xFF,0x80,0x00,0x03,0xFF, +0xFC,0x00,0x7F,0xFD,0xFF,0xF0,0x00,0x00,0x3F,0xFF, +0xC0,0x0F,0xFF,0xBF,0xFE,0x00,0x00,0x03,0xFF,0xF8, +0x01,0xFF,0xF7,0xFF,0xC0,0x00,0x00,0x7F,0xFF,0x80, +0x3F,0xFE,0xFF,0xF8,0x00,0x00,0x07,0xFF,0xF8,0x07, +0xFF,0xDF,0xFF,0x00,0x00,0x00,0x7F,0xFF,0x00,0xFF, +0xFB,0xFF,0xE0,0x00,0x00,0x0F,0xFF,0xF0,0x1F,0xFF, +0x7F,0xFC,0x00,0x00,0x00,0xFF,0xFF,0x03,0xFF,0xEF, +0xFF,0x80,0x00,0x00,0x0F,0xFF,0xE0,0x7F,0xFD,0xFF, +0xF0,0x00,0x00,0x01,0xFF,0xFE,0x0F,0xFF,0xBF,0xFE, +0x00,0x00,0x00,0x1F,0xFF,0xE1,0xFF,0xF7,0xFF,0xC0, +0x00,0x00,0x01,0xFF,0xFC,0x3F,0xFE,0xFF,0xF8,0x00, +0x00,0x00,0x3F,0xFF,0xC7,0xFF,0xDF,0xFF,0x00,0x00, +0x00,0x03,0xFF,0xFC,0xFF,0xFB,0xFF,0xE0,0x00,0x00, +0x00,0x3F,0xFF,0x9F,0xFF,0x7F,0xFC,0x00,0x00,0x00, +0x07,0xFF,0xFB,0xFF,0xF1,0xFF,0xF0,0x00,0x00,0x00, +0x0F,0xFF,0xFF,0xFF,0xBF,0xFE,0x00,0x00,0x00,0x00, +0xFF,0xFF,0xFF,0xF8,0xFF,0xF8,0x00,0x00,0x00,0x01, +0xFF,0xFF,0xFF,0xDF,0xFF,0x00,0x00,0x00,0x00,0x1F, +0xFF,0xFF,0xFC,0x7F,0xFC,0x00,0x00,0x00,0x00,0x3F, +0xFF,0xFF,0xEF,0xFF,0x80,0x00,0x00,0x00,0x03,0xFF, +0xFF,0xFE,0x3F,0xFE,0x00,0x00,0x00,0x00,0x07,0xFF, +0xFF,0xF7,0xFF,0xC0,0x00,0x00,0x00,0x00,0x7F,0xFF, +0xFF,0x1F,0xFF,0x00,0x00,0x00,0x00,0x00,0xFF,0xFF, +0xFB,0xFF,0xE0,0x00,0x00,0x00,0x00,0x0F,0xFF,0xFF, +0x8F,0xFF,0x80,0x00,0x00,0x00,0x00,0x1F,0xFF,0xFD, +0xFF,0xF0,0x00,0x00,0x00,0x00,0x01,0xFF,0xFF,0xC7, +0xFF,0xC0,0x00,0x00,0x00,0x00,0x03,0xFF,0xFE,0xFF, +0xF8,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xE3,0xFF, +0xE0,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0x7F,0xFC, +0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xE0,0x16,0xF0, +0x9B,0xFD,0x9C,0x00,0x00,0x00,0x00,0x07,0xFF,0xF0, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF, +0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0F, +0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x00, +0x03,0xFF,0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x00,0x00, +0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0x80,0x00,0x00, +0x00,0x00,0x00,0x3F,0xFF,0xFF,0xFF,0xFF,0xFE,0x00, +0x00,0x00,0x00,0x00,0x0F,0xFF,0xFF,0xFF,0xFF,0xFF, +0xF8,0x00,0x00,0x00,0x00,0x03,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0xC0,0x00,0x00,0x00,0x00,0x7F,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x0F,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x00,0x00,0x01, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xC0,0x00,0x00, +0x00,0x7F,0xFF,0xFF,0xE0,0x03,0xFF,0xFF,0xFE,0x00, +0x00,0x00,0x0F,0xFF,0xFF,0xC0,0x00,0x01,0xFF,0xFF, +0xF0,0x00,0x00,0x01,0xFF,0xFF,0xF0,0x00,0x00,0x07, +0xFF,0xFF,0x80,0x00,0x00,0x1F,0xFF,0xF8,0x00,0x00, +0x00,0x1F,0xFF,0xFC,0x00,0x00,0x03,0xFF,0xFF,0x00, +0x00,0x00,0x00,0x7F,0xFF,0xE0,0x00,0x00,0x7F,0xFF, +0xC0,0x00,0x00,0x00,0x01,0xFF,0xFF,0x00,0x00,0x0F, +0xFF,0xF8,0x00,0x00,0x00,0x00,0x0F,0xFF,0xF8,0x00, +0x01,0xFF,0xFE,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF, +0x80,0x00,0x1F,0xFF,0xC0,0x00,0x00,0x00,0x00,0x01, +0xFF,0xFC,0x00,0x03,0xFF,0xF8,0x00,0x00,0x00,0x00, +0x00,0x0F,0xFF,0xE0,0x00,0x3F,0xFF,0x00,0x00,0x00, +0x00,0x00,0x00,0xFF,0xFE,0x00,0x07,0xFF,0xE0,0x00, +0x00,0x00,0x00,0x00,0x07,0xFF,0xF0,0x00,0xFF,0xFE, +0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0x00,0x0F, +0xFF,0xC0,0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xF8, +0x00,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x00,0x1F, +0xFF,0x80,0x1F,0xFF,0x80,0x00,0x00,0x00,0x00,0x00, +0x00,0xFF,0xFC,0x01,0xFF,0xF0,0x00,0x00,0x00,0x00, +0x00,0x00,0x0F,0xFF,0xC0,0x3F,0xFF,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x7F,0xFE,0x03,0xFF,0xE0,0x00, +0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xE0,0x3F,0xFE, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFE,0x07, +0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x00,0x03,0xFF, +0xF2,0x4F,0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0x00, +0x03,0xFF,0xE1,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x3F,0xFF,0x5B,0xFF,0xE0,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x3F,0xFE,0xDF,0xFF,0x80,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xBF,0xFF, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFD, +0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x07, +0xFF,0xDF,0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0xFF,0xFE,0xDF,0xFF,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x01,0xFF,0xF4,0x9F,0xFF,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x07,0xFF,0xC1,0xFF,0xF0,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0xFF,0xFC,0x81,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xF0, +0x1F,0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x3F, +0xFF,0x00,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x00, +0x03,0xFF,0xE0,0x0F,0xFF,0xC0,0x00,0x00,0x00,0x00, +0x00,0x00,0x7F,0xFE,0x00,0x7F,0xFC,0x00,0x00,0x00, +0x00,0x00,0x00,0x0F,0xFF,0xC0,0x07,0xFF,0xE0,0x00, +0x00,0x00,0x00,0x00,0x00,0xFF,0xFC,0x00,0x3F,0xFF, +0x00,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0xC0,0x03, +0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xF8, +0x00,0x1F,0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0x7F, +0xFF,0x00,0x01,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00, +0x07,0xFF,0xF0,0x00,0x0F,0xFF,0xE0,0x00,0x00,0x00, +0x00,0x00,0xFF,0xFE,0x00,0x00,0x7F,0xFF,0x00,0x00, +0x00,0x00,0x00,0x3F,0xFF,0xE0,0x00,0x07,0xFF,0xFC, +0x00,0x00,0x00,0x00,0x07,0xFF,0xFC,0x00,0x00,0x3F, +0xFF,0xE0,0x00,0x00,0x00,0x00,0xFF,0xFF,0x80,0x00, +0x01,0xFF,0xFF,0x80,0x00,0x00,0x00,0x3F,0xFF,0xF0, +0x00,0x00,0x0F,0xFF,0xFC,0x00,0x00,0x00,0x07,0xFF, +0xFF,0x00,0x00,0x00,0x7F,0xFF,0xF0,0x00,0x00,0x01, +0xFF,0xFF,0xE0,0x00,0x00,0x03,0xFF,0xFF,0xE0,0x00, +0x00,0xFF,0xFF,0xFC,0x00,0x00,0x00,0x1F,0xFF,0xFF, +0xE0,0x01,0xFF,0xFF,0xFF,0x80,0x00,0x00,0x00,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x00, +0x07,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x00, +0x00,0x00,0x3F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x80, +0x00,0x00,0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x07,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0xFF, +0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x7F, +0xFF,0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00, +0x01,0xFF,0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x00,0x00, +0x00,0x00,0x03,0xFF,0xFF,0xFF,0xF8,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x07,0xFF,0xFF,0xFC,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xF8,0x00, +0x00,0x00,0x00,0x00,0x12,0x2F,0xAC,0x01,0x65,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x00,0x00,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x00,0x7F,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0x80,0x00,0x3F,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0xF0,0x00,0x1F,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFE,0x00,0x0F,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0xC0,0x07,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xF0,0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFC,0x01,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xC0, +0x7F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xF0,0x3F, +0xFE,0x00,0x00,0x00,0x00,0xFF,0xFF,0xF8,0x1F,0xFF, +0x00,0x00,0x00,0x00,0x07,0xFF,0xFE,0x0F,0xFF,0x80, +0x00,0x00,0x00,0x00,0xFF,0xFF,0x87,0xFF,0xC0,0x00, +0x00,0x00,0x00,0x3F,0xFF,0xC3,0xFF,0xE0,0x00,0x00, +0x00,0x00,0x0F,0xFF,0xF1,0xFF,0xF0,0x00,0x00,0x00, +0x00,0x03,0xFF,0xF8,0xFF,0xF8,0x00,0x00,0x00,0x00, +0x00,0xFF,0xFC,0x8F,0xFF,0x80,0x00,0x00,0x00,0x00, +0x07,0xFF,0xE8,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00, +0x3F,0xFE,0x7F,0xFC,0x00,0x00,0x00,0x00,0x00,0x1F, +0xFF,0xEF,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00,0xFF, +0xFC,0x7F,0xFC,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF, +0xBF,0xFE,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0xE7, +0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0xFF,0xF9,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0xFF,0xFD,0x1F,0xFF, +0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0x8F,0xFF,0x80, +0x00,0x00,0x00,0x00,0x1F,0xFF,0xC7,0xFF,0xC0,0x00, +0x00,0x00,0x00,0x1F,0xFF,0xC3,0xFF,0xE0,0x00,0x00, +0x00,0x00,0x1F,0xFF,0xE1,0xFF,0xF0,0x00,0x00,0x00, +0x00,0x3F,0xFF,0xE0,0xFF,0xF8,0x00,0x00,0x00,0x00, +0xFF,0xFF,0xF0,0x7F,0xFC,0x00,0x00,0x00,0x07,0xFF, +0xFF,0xF0,0x3F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xF0,0x23,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFE, +0x01,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFE,0x00, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x7F, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x3F,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x1F,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x0F,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0xE0,0x00,0x07,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0x80,0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xFF, +0xF0,0x00,0x00,0x03,0x7F,0xFE,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x37,0xFF,0xE0,0x00,0x00,0x00,0x00, +0x00,0x00,0x03,0x7F,0xFE,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x37,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00, +0x00,0x03,0x7F,0xFE,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x2B,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x16,0xF3,0x9B,0xE5,0x9C,0x00,0x00,0x00,0x00, +0x0F,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x1F,0xFF,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x0F,0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x00, +0x00,0x00,0x00,0x07,0xFF,0xFF,0xFF,0xFF,0xC0,0x00, +0x00,0x00,0x00,0x00,0x01,0xFF,0xFF,0xFF,0xFF,0xFF, +0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0xFF,0xFF, +0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0xFF, +0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x00,0x00,0x03,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0x80,0x00,0x00,0x00,0x00, +0x7F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x00,0x00, +0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xF0,0x00, +0x00,0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0x80,0x00,0x00,0x00,0x7F,0xFF,0xFF,0xC0,0x07,0xFF, +0xFF,0xFC,0x00,0x00,0x00,0x0F,0xFF,0xFF,0xC0,0x00, +0x07,0xFF,0xFF,0xE0,0x00,0x00,0x01,0xFF,0xFF,0xE0, +0x00,0x00,0x0F,0xFF,0xFF,0x00,0x00,0x00,0x3F,0xFF, +0xF8,0x00,0x00,0x00,0x3F,0xFF,0xF8,0x00,0x00,0x07, +0xFF,0xFE,0x00,0x00,0x00,0x00,0xFF,0xFF,0xC0,0x00, +0x00,0x7F,0xFF,0xC0,0x00,0x00,0x00,0x07,0xFF,0xFC, +0x00,0x00,0x0F,0xFF,0xF0,0x00,0x00,0x00,0x00,0x1F, +0xFF,0xE0,0x00,0x01,0xFF,0xFE,0x00,0x00,0x00,0x00, +0x00,0xFF,0xFF,0x00,0x00,0x1F,0xFF,0xC0,0x00,0x00, +0x00,0x00,0x07,0xFF,0xF0,0x00,0x03,0xFF,0xF8,0x00, +0x00,0x00,0x00,0x00,0x3F,0xFF,0x80,0x00,0x7F,0xFF, +0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xFC,0x00,0x07, +0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0xC0, +0x00,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x00,0xFF, +0xFE,0x00,0x0F,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00, +0x07,0xFF,0xE0,0x00,0xFF,0xF8,0x00,0x00,0x00,0x00, +0x00,0x00,0x7F,0xFF,0x00,0x1F,0xFF,0x80,0x00,0x00, +0x00,0x00,0x00,0x03,0xFF,0xF0,0x01,0xFF,0xF0,0x00, +0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0x00,0x3F,0xFF, +0x00,0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xF8,0x03, +0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF, +0x80,0x3F,0xFE,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0xFF,0xF8,0x07,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00, +0x00,0x0F,0xFF,0xC2,0x4F,0xFF,0x80,0x00,0x00,0x00, +0x00,0x00,0x00,0x0F,0xFF,0x85,0xBF,0xFE,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0x87,0xFF,0xC0, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0xFF,0xFC,0xDF, +0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0xFF, +0xF9,0xBF,0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x01,0xFF,0xF1,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x1F,0xFF,0x1F,0xFF,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x03,0xFF,0xF2,0xDF,0xFF,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xC4,0x9F,0xFF, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0x01, +0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x00,0x03,0xFF, +0xF0,0x81,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x00, +0x07,0xFF,0xC0,0x1F,0xFF,0x80,0x00,0x00,0x00,0x00, +0x00,0x00,0xFF,0xFC,0x00,0xFF,0xF8,0x00,0x00,0x00, +0x08,0x00,0x00,0x0F,0xFF,0x80,0x0F,0xFF,0xC0,0x00, +0x00,0x01,0xF0,0x00,0x01,0xFF,0xF8,0x00,0x7F,0xFC, +0x00,0x00,0x00,0x1F,0xE0,0x00,0x1F,0xFF,0x00,0x07, +0xFF,0xE0,0x00,0x00,0x01,0xFF,0x80,0x03,0xFF,0xF0, +0x00,0x7F,0xFF,0x00,0x00,0x00,0x3F,0xFE,0x00,0x7F, +0xFE,0x00,0x03,0xFF,0xF0,0x00,0x00,0x03,0xFF,0xF0, +0x07,0xFF,0xE0,0x00,0x1F,0xFF,0x80,0x00,0x00,0x3F, +0xFF,0xC0,0xFF,0xFC,0x00,0x01,0xFF,0xFC,0x00,0x00, +0x07,0xFF,0xFE,0x1F,0xFF,0xC0,0x00,0x0F,0xFF,0xE0, +0x00,0x00,0x7F,0xFF,0xF3,0xFF,0xF8,0x00,0x00,0xFF, +0xFF,0x00,0x00,0x03,0xFF,0xFF,0xFF,0xFF,0x00,0x00, +0x07,0xFF,0xF8,0x00,0x00,0x07,0xFF,0xFF,0xFF,0xF0, +0x00,0x00,0x3F,0xFF,0xE0,0x00,0x00,0x1F,0xFF,0xFF, +0xFE,0x00,0x00,0x01,0xFF,0xFF,0x00,0x00,0x00,0x7F, +0xFF,0xFF,0xC0,0x00,0x00,0x1F,0xFF,0xFC,0x00,0x00, +0x01,0xFF,0xFF,0xF8,0x00,0x00,0x00,0xFF,0xFF,0xF0, +0x00,0x00,0x07,0xFF,0xFF,0x00,0x00,0x00,0x07,0xFF, +0xFF,0xC0,0x00,0x03,0xFF,0xFF,0xE0,0x00,0x00,0x00, +0x3F,0xFF,0xFF,0xE0,0x03,0xFF,0xFF,0xFE,0x00,0x00, +0x00,0x01,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xF8, +0x00,0x00,0x00,0x07,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xC0,0x00,0x00,0x00,0x3F,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0x00,0x00,0x00,0x01,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x00,0x00,0x07,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x00, +0x3F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x80,0x00, +0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xDF,0xFF,0xFE, +0x00,0x00,0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xF0,0x7F, +0xFF,0xFC,0x00,0x00,0x00,0x07,0xFF,0xFF,0xFF,0xF8, +0x03,0xFF,0xFF,0xE0,0x00,0x00,0x00,0x0F,0xFF,0xFF, +0xFC,0x00,0x0F,0xFF,0xFC,0x00,0x00,0x00,0x00,0x07, +0xFF,0xF0,0x00,0x00,0x7F,0xFF,0xC0,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xF8,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0x80, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x1F, +0xF8,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x7F,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0xF0,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x02,0x00,0x14,0x6F,0xAC,0x01, +0x81,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xC0,0x00,0x00, +0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xC0,0x00, +0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFE,0x00, +0x00,0x07,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xE0, +0x00,0x01,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFE, +0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xC0,0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xF8,0x00,0x07,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0x00,0x01,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xE0,0x00,0x8F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0x80,0x03,0xFF,0xE0,0x00,0x00,0x00,0x03, +0xFF,0xFF,0xF0,0x00,0xFF,0xF8,0x00,0x00,0x00,0x00, +0x0F,0xFF,0xFE,0x00,0x3F,0xFE,0x00,0x00,0x00,0x00, +0x00,0xFF,0xFF,0x80,0x0F,0xFF,0x80,0x00,0x00,0x00, +0x00,0x1F,0xFF,0xF0,0x03,0xFF,0xE0,0x00,0x00,0x00, +0x00,0x01,0xFF,0xFC,0x00,0xFF,0xF8,0x00,0x00,0x00, +0x00,0x00,0x3F,0xFF,0x00,0x3F,0xFE,0x00,0x00,0x00, +0x00,0x00,0x0F,0xFF,0xE0,0x0F,0xFF,0x80,0x00,0x00, +0x00,0x00,0x01,0xFF,0xF8,0x04,0x7F,0xFC,0x00,0x00, +0x00,0x00,0x00,0x07,0xFF,0xC0,0x1F,0xFF,0x00,0x00, +0x00,0x00,0x00,0x01,0xFF,0xF8,0x0D,0xFF,0xF8,0x00, +0x00,0x00,0x00,0x00,0x07,0xFF,0xC0,0x3F,0xFE,0x00, +0x00,0x00,0x00,0x00,0x01,0xFF,0xF0,0x0F,0xFF,0x80, +0x00,0x00,0x00,0x00,0x00,0xFF,0xFC,0x04,0x7F,0xFC, +0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xC0,0x23,0xFF, +0xE0,0x00,0x00,0x00,0x00,0x00,0x7F,0xFE,0x00,0xFF, +0xF8,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0x00,0x3F, +0xFE,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0xC0,0x0F, +0xFF,0x80,0x00,0x00,0x00,0x00,0x0F,0xFF,0xF0,0x03, +0xFF,0xE0,0x00,0x00,0x00,0x00,0x07,0xFF,0xF8,0x00, +0xFF,0xF8,0x00,0x00,0x00,0x00,0x07,0xFF,0xFC,0x00, +0x3F,0xFE,0x00,0x00,0x00,0x00,0x07,0xFF,0xFF,0x00, +0x0F,0xFF,0x80,0x00,0x00,0x00,0x1F,0xFF,0xFF,0x80, +0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xC0, +0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xE0, +0x00,0x3F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xF0, +0x00,0x0F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xF8, +0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFC, +0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFC, +0x00,0x00,0x3F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFC, +0x00,0x00,0x0F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFC, +0x00,0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xF8, +0x00,0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xE0, +0x00,0x00,0x00,0x3F,0xFF,0xFF,0xFF,0xFF,0xFF,0xE0, +0x00,0x00,0x00,0x0F,0xFF,0x80,0x00,0x03,0xFF,0xFE, +0x00,0x00,0x00,0x03,0xFF,0xE0,0x00,0x00,0x1F,0xFF, +0xE0,0x00,0x00,0x00,0xFF,0xF8,0x00,0x00,0x03,0xFF, +0xFC,0x00,0x00,0x00,0x3F,0xFE,0x00,0x00,0x00,0x3F, +0xFF,0x80,0x00,0x00,0x0F,0xFF,0x80,0x00,0x00,0x07, +0xFF,0xF0,0x00,0x00,0x03,0xFF,0xE0,0x00,0x00,0x00, +0xFF,0xFE,0x00,0x00,0x00,0xFF,0xF8,0x00,0x00,0x00, +0x1F,0xFF,0xC0,0x00,0x00,0x3F,0xFE,0x00,0x00,0x00, +0x03,0xFF,0xF8,0x00,0x00,0x0F,0xFF,0x80,0x00,0x00, +0x00,0x7F,0xFF,0x00,0x00,0x03,0xFF,0xE0,0x00,0x00, +0x00,0x0F,0xFF,0xE0,0x00,0x00,0xFF,0xF8,0x00,0x00, +0x00,0x03,0xFF,0xFC,0x00,0x00,0x3F,0xFE,0x00,0x00, +0x00,0x00,0x7F,0xFF,0x00,0x00,0x0F,0xFF,0x80,0x00, +0x00,0x00,0x0F,0xFF,0xE0,0x00,0x03,0xFF,0xE0,0x00, +0x00,0x00,0x03,0xFF,0xFC,0x00,0x00,0xFF,0xF8,0x00, +0x00,0x00,0x00,0x7F,0xFF,0x00,0x00,0x3F,0xFE,0x00, +0x00,0x00,0x00,0x0F,0xFF,0xE0,0x00,0x0F,0xFF,0x80, +0x00,0x00,0x00,0x03,0xFF,0xFC,0x00,0x03,0xFF,0xE0, +0x00,0x00,0x00,0x00,0x7F,0xFF,0x00,0x00,0xFF,0xF8, +0x00,0x00,0x00,0x00,0x0F,0xFF,0xE0,0x00,0x3F,0xFE, +0x00,0x00,0x00,0x00,0x03,0xFF,0xFC,0x00,0x0F,0xFF, +0x80,0x00,0x00,0x00,0x00,0x7F,0xFF,0x00,0x04,0x7F, +0xFC,0x00,0x00,0x00,0x00,0x01,0xFF,0xFC,0x00,0x1F, +0xFF,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0x80,0x07, +0xFF,0xC0,0x00,0x00,0x00,0x00,0x0F,0xFF,0xF0,0x01, +0xFF,0xF0,0x00,0x00,0x00,0x00,0x01,0xFF,0xFC,0x00, +0x8F,0xFF,0x80,0x00,0x00,0x00,0x00,0x07,0xFF,0xF0, +0x03,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0xFF,0xFE, +0x01,0x1F,0xFF,0x00,0x00,0x00,0x00,0x00,0x03,0xFF, +0xF8,0x07,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00,0x7F, +0xFF,0x01,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x1F, +0xFF,0xE0,0x7F,0xFC,0x00,0x00,0x00,0x00,0x00,0x03, +0xFF,0xF8,0x23,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00, +0x0F,0xFF,0xE0,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00, +0x01,0xFF,0xFC,0x3F,0xFE,0x00,0x00,0x00,0x00,0x00, +0x00,0x7F,0xFF,0x8F,0xFF,0x80,0x00,0x00,0x00,0x00, +0x00,0x0F,0xFF,0xE4,0x7F,0xFC,0x00,0x00,0x00,0x00, +0x00,0x00,0x3F,0xFF,0x9F,0xFF,0x00,0x00,0x00,0x00, +0x00,0x00,0x07,0xFF,0xF0,0x13,0x30,0x9B,0xFD,0x64, +0x00,0x00,0x00,0x03,0xFF,0xF8,0x00,0x00,0x00,0x00, +0x00,0x00,0x07,0xFF,0xFF,0xFE,0x00,0x00,0x00,0x00, +0x00,0x01,0xFF,0xFF,0xFF,0xFE,0x00,0x00,0x00,0x00, +0x00,0x7F,0xFF,0xFF,0xFF,0xFE,0x00,0x00,0x00,0x00, +0x0F,0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x00,0x00,0x00, +0xFF,0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x00,0x00,0x1F, +0xFF,0xFF,0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x01,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x1F,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x00,0x01,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x00,0x1F,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xF0,0x00,0x01,0xFF,0xFF,0xFC, +0x00,0x1F,0xFF,0xFF,0xC0,0x00,0x1F,0xFF,0xFC,0x00, +0x00,0x0F,0xFF,0xFF,0x00,0x00,0xFF,0xFF,0x80,0x00, +0x00,0x0F,0xFF,0xF8,0x00,0x0F,0xFF,0xF0,0x00,0x00, +0x00,0x3F,0xFF,0xE0,0x00,0xFF,0xFF,0x00,0x00,0x00, +0x00,0x7F,0xFF,0x80,0x07,0xFF,0xF0,0x00,0x00,0x00, +0x01,0xFF,0xFC,0x00,0x3F,0xFF,0x00,0x00,0x00,0x00, +0x07,0xFF,0xF0,0x03,0xFF,0xF0,0x00,0x00,0x00,0x00, +0x1F,0xFF,0x80,0x1F,0xFF,0x00,0x00,0x00,0x00,0x00, +0xFF,0xFC,0x00,0xFF,0xF8,0x00,0x00,0x00,0x00,0x03, +0xFF,0xF0,0x0F,0xFF,0xC0,0x00,0x00,0x00,0x00,0x1F, +0xFF,0x88,0x0F,0xFF,0x80,0x00,0x00,0x00,0x00,0x0F, +0xFF,0x80,0x7F,0xFC,0x00,0x00,0x00,0x00,0x00,0x7F, +0xFE,0x48,0x7F,0xFC,0x00,0x00,0x00,0x00,0x00,0x3F, +0xFE,0x03,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x00, +0x02,0x03,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x0F,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x7F,0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x03,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x0F,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x7F,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x00,0x01, +0xFF,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x0F, +0xFF,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x3F, +0xFF,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x00,0xFF, +0xFF,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x03,0xFF, +0xFF,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF, +0xFF,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF, +0xFF,0xFF,0xFE,0x00,0x00,0x00,0x00,0x00,0xFF,0xFF, +0xFF,0xFF,0xFE,0x00,0x00,0x00,0x00,0x01,0xFF,0xFF, +0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x07,0xFF,0xFF, +0xFF,0xFF,0xFE,0x00,0x00,0x00,0x00,0x0F,0xFF,0xFF, +0xFF,0xFF,0xFE,0x00,0x00,0x00,0x00,0x1F,0xFF,0xFF, +0xFF,0xFF,0xFC,0x00,0x00,0x00,0x00,0x1F,0xFF,0xFF, +0xFF,0xFF,0xF0,0x00,0x00,0x00,0x00,0x1F,0xFF,0xFF, +0xFF,0xFF,0xE0,0x00,0x00,0x00,0x00,0x0F,0xFF,0xFF, +0xFF,0xFF,0x80,0x00,0x00,0x00,0x00,0x0F,0xFF,0xFF, +0xFF,0xFE,0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xFF, +0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xFF, +0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xFF, +0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0x00,0xFF,0xFF, +0xFE,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0xFF,0xFF, +0xF8,0x00,0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xFF, +0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xFF, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xF8, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0xE0, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xF9,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xD1,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xF1,0xFF, +0xF8,0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xF0,0xFF, +0xF8,0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xF2,0xFF, +0xFC,0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xE3,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0x1F,0xFF, +0x80,0x00,0x00,0x00,0x00,0x01,0xFF,0xF0,0xFF,0xFE, +0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0x83,0xFF,0xF8, +0x00,0x00,0x00,0x00,0x00,0xFF,0xFC,0x1F,0xFF,0xC0, +0x00,0x00,0x00,0x00,0x0F,0xFF,0xC0,0x7F,0xFF,0x00, +0x00,0x00,0x00,0x00,0x7F,0xFE,0x03,0xFF,0xFC,0x00, +0x00,0x00,0x00,0x07,0xFF,0xF0,0x0F,0xFF,0xF8,0x00, +0x00,0x00,0x00,0x7F,0xFF,0x00,0x7F,0xFF,0xE0,0x00, +0x00,0x00,0x07,0xFF,0xF8,0x01,0xFF,0xFF,0xC0,0x00, +0x00,0x00,0xFF,0xFF,0x80,0x07,0xFF,0xFF,0x80,0x00, +0x00,0x1F,0xFF,0xF8,0x00,0x1F,0xFF,0xFF,0x80,0x00, +0x07,0xFF,0xFF,0xC0,0x00,0x7F,0xFF,0xFF,0xC0,0x03, +0xFF,0xFF,0xFC,0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0xC0,0x00,0x07,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFC,0x00,0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xC0,0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFC,0x00,0x00,0x01,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0x80,0x00,0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0xF8, +0x00,0x00,0x00,0x07,0xFF,0xFF,0xFF,0xFF,0xFF,0x00, +0x00,0x00,0x00,0x0F,0xFF,0xFF,0xFF,0xFF,0xE0,0x00, +0x00,0x00,0x00,0x0F,0xFF,0xFF,0xFF,0xF8,0x00,0x00, +0x00,0x00,0x00,0x0F,0xFF,0xFF,0xFE,0x00,0x00,0x00, +0x00,0x00,0x00,0x01,0xFF,0xFE,0x00,0x00,0x00,0x00, +0x12,0xEF,0x8C,0x01,0x47,0x7F,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFD,0x7F,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFD,0x00,0x00,0x00,0x01,0xFF, +0xF0,0x00,0x00,0x00,0x1A,0x00,0x00,0x00,0x03,0xFF, +0xE0,0x00,0x00,0x00,0x34,0x00,0x00,0x00,0x07,0xFF, +0xC0,0x00,0x00,0x00,0x68,0x00,0x00,0x00,0x0F,0xFF, +0x80,0x00,0x00,0x00,0xD0,0x00,0x00,0x00,0x1F,0xFF, +0x00,0x00,0x00,0x01,0xA0,0x00,0x00,0x00,0x3F,0xFE, +0x00,0x00,0x00,0x03,0x40,0x00,0x00,0x00,0x7F,0xFC, +0x00,0x00,0x00,0x06,0x80,0x00,0x00,0x00,0xFF,0xF8, +0x00,0x00,0x00,0x0D,0x00,0x00,0x00,0x01,0xFF,0xF0, +0x00,0x00,0x00,0x1A,0x00,0x00,0x00,0x03,0xFF,0xE0, +0x00,0x00,0x00,0x34,0x00,0x00,0x00,0x07,0xFF,0xC0, +0x00,0x00,0x00,0x68,0x00,0x00,0x00,0x0F,0xFF,0x80, +0x00,0x00,0x00,0x12,0xB0,0x2F,0xFD,0x83,0x7F,0xFE, +0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xFD,0xFF,0xF8, +0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xF7,0xFF,0xE0, +0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0xDF,0xFF,0x80, +0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0x7F,0xFE,0x00, +0x00,0x00,0x00,0x00,0x01,0xFF,0xFD,0xFF,0xF8,0x00, +0x00,0x00,0x00,0x00,0x07,0xFF,0xF7,0xFF,0xE0,0x00, +0x00,0x00,0x00,0x00,0x1F,0xFF,0xDF,0xFF,0x80,0x00, +0x00,0x00,0x00,0x00,0x7F,0xFF,0x7F,0xFE,0x00,0x00, +0x00,0x00,0x00,0x01,0xFF,0xF7,0xFF,0xC0,0x00,0x00, +0x00,0x00,0x00,0x7F,0xFE,0xFF,0xFC,0x00,0x00,0x00, +0x00,0x00,0x0F,0xFF,0xE9,0xFF,0xF0,0x00,0x00,0x00, +0x00,0x00,0x3F,0xFE,0x3F,0xFE,0x00,0x00,0x00,0x00, +0x00,0x0F,0xFF,0xC7,0xFF,0xE0,0x00,0x00,0x00,0x00, +0x01,0xFF,0xF8,0x7F,0xFC,0x00,0x00,0x00,0x00,0x00, +0x3F,0xFE,0x0F,0xFF,0x80,0x00,0x00,0x00,0x00,0x0F, +0xFF,0xC8,0x3F,0xFF,0x00,0x00,0x00,0x00,0x00,0x3F, +0xFF,0x03,0xFF,0xF0,0x00,0x00,0x00,0x00,0x0F,0xFF, +0xC0,0x7F,0xFF,0x00,0x00,0x00,0x00,0x03,0xFF,0xF8, +0x0F,0xFF,0xF0,0x00,0x00,0x00,0x00,0x7F,0xFF,0x00, +0xFF,0xFF,0x00,0x00,0x00,0x00,0x1F,0xFF,0xC0,0x1F, +0xFF,0xF0,0x00,0x00,0x00,0x0F,0xFF,0xF8,0x01,0xFF, +0xFF,0x00,0x00,0x00,0x03,0xFF,0xFE,0x00,0x3F,0xFF, +0xF8,0x00,0x00,0x01,0xFF,0xFF,0xC0,0x03,0xFF,0xFF, +0xC0,0x00,0x01,0xFF,0xFF,0xF0,0x00,0x7F,0xFF,0xFF, +0x80,0x03,0xFF,0xFF,0xFC,0x00,0x07,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0x00,0x00,0x7F,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0xE0,0x00,0x07,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0xF8,0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFE,0x00,0x00,0x07,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0x00,0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0xFF, +0xC0,0x00,0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0xF0, +0x00,0x00,0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0xF8,0x00, +0x00,0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x00, +0x00,0x00,0x07,0xFF,0xFF,0xFF,0xFE,0x00,0x00,0x00, +0x00,0x00,0x0F,0xFF,0xFF,0xFC,0x00,0x00,0x00,0x00, +0x00,0x00,0x0F,0xFF,0xF0,0x00,0x00,0x00,0x00,0x16, +0xEF,0xFC,0x01,0x65,0xFF,0xF8,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x0F,0xFF,0xE1,0xFF,0xF8,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0x0F,0xFF,0x80, +0x00,0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xE0,0xFF, +0xFC,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFE, +0x07,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x07, +0xFF,0xE0,0x7F,0xFC,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0xFF,0xFC,0x07,0xFF,0xE0,0x00,0x00,0x00,0x00, +0x00,0x00,0x0F,0xFF,0xC0,0x3F,0xFE,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0xFF,0xF8,0x03,0xFF,0xF0,0x00, +0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0x80,0x1F,0xFF, +0x00,0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xF8,0x01, +0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF, +0x00,0x1F,0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0x03, +0xFF,0xF0,0x00,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00, +0x00,0x3F,0xFE,0x00,0x0F,0xFF,0xC0,0x00,0x00,0x00, +0x00,0x00,0x07,0xFF,0xE0,0x00,0x7F,0xFC,0x00,0x00, +0x00,0x00,0x00,0x00,0x7F,0xFE,0x00,0x07,0xFF,0xC0, +0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xC0,0x00,0x7F, +0xFE,0x00,0x00,0x00,0x00,0x00,0x00,0xFF,0xFC,0x00, +0x03,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF, +0x80,0x00,0x3F,0xFE,0x00,0x00,0x00,0x00,0x00,0x01, +0xFF,0xF8,0x00,0x01,0xFF,0xF0,0x00,0x00,0x00,0x00, +0x00,0x1F,0xFF,0x80,0x00,0x1F,0xFF,0x00,0x00,0x00, +0x00,0x00,0x01,0xFF,0xF0,0x00,0x01,0xFF,0xF8,0x00, +0x00,0x00,0x00,0x00,0x3F,0xFF,0x00,0x40,0x01,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0x7F,0xFC,0x00,0x00, +0x0F,0xFF,0x80,0x00,0x00,0x00,0x00,0x0F,0xFF,0xC0, +0x00,0x00,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0xFF, +0xF8,0x00,0x00,0x07,0xFF,0xC0,0x00,0x00,0x00,0x00, +0x1F,0xFF,0x80,0x08,0x00,0x0F,0xFF,0x80,0x00,0x00, +0x00,0x00,0x3F,0xFE,0x00,0x00,0x00,0x7F,0xFC,0x00, +0x00,0x00,0x00,0x07,0xFF,0xE0,0x00,0x00,0x07,0xFF, +0xC0,0x00,0x00,0x00,0x00,0x7F,0xFC,0x00,0x00,0x00, +0x3F,0xFC,0x00,0x00,0x00,0x00,0x0F,0xFF,0xC0,0x01, +0x00,0x00,0x7F,0xFC,0x00,0x00,0x00,0x00,0x1F,0xFF, +0x00,0x00,0x00,0x03,0xFF,0xE0,0x00,0x00,0x00,0x03, +0xFF,0xF0,0x00,0x00,0x00,0x3F,0xFE,0x00,0x00,0x00, +0x00,0x3F,0xFE,0x00,0x00,0x00,0x01,0xFF,0xE0,0x00, +0x00,0x00,0x03,0xFF,0xE0,0x00,0x20,0x00,0x03,0xFF, +0xE0,0x00,0x00,0x00,0x0F,0xFF,0x80,0x00,0x00,0x00, +0x1F,0xFF,0x00,0x00,0x00,0x01,0xFF,0xF8,0x00,0x00, +0x00,0x01,0xFF,0xF0,0x00,0x00,0x00,0x1F,0xFF,0x00, +0x00,0x00,0x00,0x0F,0xFF,0x00,0x00,0x00,0x01,0xFF, +0xF0,0x00,0x00,0x00,0x00,0xFF,0xF8,0x00,0x00,0x00, +0x3F,0xFE,0x00,0x00,0x00,0x00,0x07,0xFF,0x80,0x00, +0x00,0x03,0xFF,0xE0,0x00,0x00,0x00,0x00,0x7F,0xF8, +0x00,0x00,0x00,0x7F,0xFE,0x00,0x00,0x00,0x00,0x07, +0xFF,0xC0,0x00,0x00,0x07,0xFF,0xC0,0x00,0x00,0x00, +0x00,0x3F,0xFC,0x00,0x00,0x00,0x7F,0xFC,0x00,0x00, +0x00,0x00,0x03,0xFF,0xE0,0x00,0x00,0x0F,0xFF,0x80, +0x00,0x04,0x00,0x00,0x03,0xFF,0xC0,0x00,0x00,0x1F, +0xFF,0x00,0x00,0x00,0x00,0x00,0x3F,0xFE,0x00,0x00, +0x03,0xFF,0xE0,0x00,0x00,0x00,0x00,0x01,0xFF,0xE0, +0x00,0x00,0x3F,0xFE,0x00,0x00,0x00,0x00,0x00,0x1F, +0xFF,0x00,0x00,0x07,0xFF,0xC0,0x00,0x00,0x80,0x00, +0x00,0x1F,0xFE,0x00,0x00,0x0F,0xFF,0x80,0x00,0x00, +0x00,0x00,0x01,0xFF,0xF0,0x00,0x01,0xFF,0xF0,0x00, +0x00,0x00,0x00,0x00,0x0F,0xFF,0x00,0x00,0x1F,0xFF, +0x00,0x00,0x00,0x00,0x00,0x00,0xFF,0xF0,0x00,0x03, +0xFF,0xE0,0x00,0x00,0x10,0x00,0x00,0x00,0xFF,0xF0, +0x00,0x07,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00,0x0F, +0xFF,0x80,0x00,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00, +0x00,0x7F,0xF8,0x00,0x0F,0xFF,0x80,0x00,0x00,0x00, +0x00,0x00,0x07,0xFF,0x80,0x00,0xFF,0xF0,0x00,0x00, +0x02,0x00,0x00,0x00,0x07,0xFF,0x80,0x03,0xFF,0xE0, +0x00,0x00,0x04,0x00,0x00,0x00,0x07,0xFF,0x80,0x0F, +0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xF8, +0x00,0xFF,0xF0,0x00,0x00,0x00,0x80,0x00,0x00,0x00, +0x7F,0xF8,0x03,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00, +0x00,0x03,0xFF,0x80,0x7F,0xFC,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x3F,0xFC,0x07,0xFF,0xC0,0x00,0x00, +0x00,0x00,0x00,0x00,0x03,0xFF,0xC0,0x7F,0xF8,0x00, +0x00,0x00,0x10,0x00,0x00,0x00,0x03,0xFF,0xC1,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x1F,0xFC, +0x1F,0xFE,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x01, +0xFF,0xE3,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x1F,0xFE,0x3F,0xFC,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0xFF,0xE3,0xFF,0xC0,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x0F,0xFF,0x7F,0xFC,0x00,0x00, +0x00,0x02,0x00,0x00,0x00,0x00,0x0F,0xFE,0xFF,0xF0, +0x00,0x00,0x00,0x04,0x80,0x00,0x00,0x00,0x0F,0xFF, +0xFF,0xC0,0x00,0x00,0x00,0x08,0x00,0x00,0x00,0x00, +0x0F,0xFF,0xFF,0x00,0x00,0x00,0x00,0x12,0x00,0x00, +0x00,0x00,0x0F,0xFF,0xFC,0x00,0x00,0x00,0x00,0x20, +0x00,0x00,0x00,0x00,0x0F,0xFF,0xF0,0x00,0x00,0x00, +0x00,0x40,0x00,0x00,0x00,0x00,0x0F,0xFF,0xC0,0x00, +0x00,0x00,0x00,0x1F,0x2F,0x88,0x01,0xFE,0x3F,0xFF, +0x00,0x00,0x00,0x00,0x00,0xFF,0xFF,0x80,0x00,0x00, +0x00,0x00,0xFF,0xFC,0xFF,0xF8,0x00,0x00,0x00,0x00, +0x07,0xFF,0xFC,0x00,0x00,0x00,0x00,0x07,0xFF,0xC7, +0xFF,0xC0,0x00,0x00,0x00,0x00,0x7F,0xFF,0xF0,0x00, +0x00,0x00,0x00,0x3F,0xFE,0x3F,0xFE,0x00,0x00,0x00, +0x00,0x03,0xFF,0xFF,0x80,0x00,0x00,0x00,0x03,0xFF, +0xF1,0xFF,0xF8,0x00,0x00,0x00,0x00,0x1F,0xFF,0xFC, +0x00,0x00,0x00,0x00,0x1F,0xFF,0x87,0xFF,0xC0,0x00, +0x00,0x00,0x00,0xFF,0xFF,0xF0,0x00,0x00,0x00,0x00, +0xFF,0xF9,0x07,0xFF,0xC0,0x00,0x00,0x00,0x01,0xFF, +0xFF,0xF0,0x00,0x00,0x00,0x00,0xFF,0xF8,0x1F,0xFF, +0x00,0x00,0x00,0x00,0x0F,0xFF,0xFF,0x80,0x00,0x00, +0x00,0x0F,0xFF,0x88,0x1F,0xFF,0x00,0x00,0x00,0x00, +0x1F,0xFF,0xFF,0xC0,0x00,0x00,0x00,0x0F,0xFF,0x80, +0xFF,0xF8,0x00,0x00,0x00,0x00,0xFF,0xEF,0xFE,0x00, +0x00,0x00,0x00,0x7F,0xFC,0x03,0xFF,0xE0,0x00,0x00, +0x00,0x07,0xFF,0x7F,0xF0,0x00,0x00,0x00,0x07,0xFF, +0xC0,0x1F,0xFF,0x00,0x00,0x00,0x00,0x7F,0xFB,0xFF, +0xC0,0x00,0x00,0x00,0x3F,0xFE,0x10,0x1F,0xFF,0x00, +0x00,0x00,0x00,0x7F,0xF1,0xFF,0xC0,0x00,0x00,0x00, +0x3F,0xFE,0x00,0x7F,0xFC,0x00,0x00,0x00,0x03,0xFF, +0x8F,0xFF,0x00,0x00,0x00,0x03,0xFF,0xE0,0x03,0xFF, +0xE0,0x00,0x00,0x00,0x3F,0xFC,0x7F,0xF8,0x00,0x00, +0x00,0x1F,0xFF,0x04,0x03,0xFF,0xE0,0x00,0x00,0x00, +0x3F,0xF8,0x3F,0xF8,0x00,0x00,0x00,0x1F,0xFF,0x00, +0x0F,0xFF,0x00,0x00,0x00,0x01,0xFF,0xC1,0xFF,0xE0, +0x00,0x00,0x00,0xFF,0xF0,0x00,0x7F,0xFC,0x00,0x00, +0x00,0x1F,0xFE,0x0F,0xFF,0x00,0x00,0x00,0x0F,0xFF, +0x80,0x03,0xFF,0xE0,0x00,0x00,0x00,0xFF,0xE0,0x3F, +0xF8,0x00,0x00,0x00,0x7F,0xFC,0x00,0x0F,0xFF,0x00, +0x00,0x00,0x07,0xFF,0x01,0xFF,0xC0,0x00,0x00,0x03, +0xFF,0xC0,0x00,0x7F,0xF8,0x00,0x00,0x00,0x7F,0xF8, +0x0F,0xFF,0x00,0x00,0x00,0x1F,0xFE,0x00,0x03,0xFF, +0xE0,0x00,0x00,0x03,0xFF,0xC0,0x7F,0xF8,0x00,0x00, +0x01,0xFF,0xF0,0x00,0x1F,0xFF,0x00,0x00,0x00,0x1F, +0xFC,0x01,0xFF,0xC0,0x00,0x00,0x0F,0xFF,0x80,0x00, +0x7F,0xF8,0x00,0x00,0x00,0xFF,0xE0,0x0F,0xFF,0x00, +0x00,0x00,0x7F,0xF8,0x00,0x03,0xFF,0xC0,0x00,0x00, +0x0F,0xFF,0x00,0x7F,0xF8,0x00,0x00,0x03,0xFF,0xC0, +0x20,0x03,0xFF,0xE0,0x00,0x00,0x0F,0xFE,0x00,0x3F, +0xF8,0x00,0x00,0x07,0xFF,0xC0,0x00,0x0F,0xFF,0x00, +0x00,0x00,0x7F,0xF0,0x01,0xFF,0xE0,0x00,0x00,0x3F, +0xFC,0x00,0x00,0x7F,0xF8,0x00,0x00,0x07,0xFF,0x80, +0x0F,0xFF,0x00,0x00,0x01,0xFF,0xE0,0x00,0x03,0xFF, +0xC0,0x00,0x00,0x3F,0xF8,0x00,0x3F,0xF8,0x00,0x00, +0x1F,0xFF,0x00,0x00,0x1F,0xFF,0x00,0x00,0x01,0xFF, +0xC0,0x01,0xFF,0xE0,0x00,0x00,0xFF,0xF8,0x00,0x00, +0x7F,0xF8,0x00,0x00,0x0F,0xFE,0x00,0x0F,0xFF,0x00, +0x00,0x07,0xFF,0x80,0x00,0x03,0xFF,0xC0,0x00,0x00, +0xFF,0xF0,0x00,0x7F,0xF8,0x00,0x00,0x3F,0xFC,0x00, +0x00,0x1F,0xFE,0x00,0x00,0x07,0xFF,0x00,0x01,0xFF, +0xC0,0x00,0x01,0xFF,0xE0,0x00,0x00,0xFF,0xF8,0x00, +0x00,0x3F,0xF8,0x00,0x0F,0xFF,0x00,0x00,0x1F,0xFF, +0x00,0x20,0x00,0x7F,0xF8,0x00,0x00,0x7F,0xF8,0x00, +0x0F,0xFF,0x00,0x00,0x1F,0xFE,0x00,0x00,0x03,0xFF, +0xC0,0x00,0x03,0xFF,0x80,0x00,0x3F,0xF8,0x00,0x00, +0xFF,0xF0,0x00,0x00,0x0F,0xFF,0x00,0x00,0x1F,0xFC, +0x00,0x01,0xFF,0xE0,0x00,0x0F,0xFF,0x00,0x00,0x00, +0x7F,0xF8,0x00,0x01,0xFF,0xE0,0x00,0x0F,0xFF,0x00, +0x00,0x7F,0xF8,0x00,0x00,0x03,0xFF,0xC0,0x00,0x0F, +0xFE,0x00,0x00,0x3F,0xF8,0x00,0x03,0xFF,0xC0,0x00, +0x00,0x1F,0xFE,0x00,0x00,0x7F,0xF0,0x00,0x01,0xFF, +0xE0,0x00,0x1F,0xFE,0x00,0x00,0x00,0x7F,0xF8,0x00, +0x03,0xFF,0x80,0x00,0x0F,0xFF,0x00,0x01,0xFF,0xE0, +0x00,0x00,0x03,0xFF,0xC0,0x00,0x3F,0xFC,0x00,0x00, +0x7F,0xF8,0x00,0x0F,0xFF,0x00,0x00,0x00,0x1F,0xFE, +0x00,0x01,0xFF,0xC0,0x00,0x01,0xFF,0xC0,0x00,0x7F, +0xF8,0x00,0x00,0x00,0xFF,0xF0,0x00,0x0F,0xFE,0x00, +0x00,0x0F,0xFF,0x00,0x03,0xFF,0xC0,0x00,0x00,0x03, +0xFF,0x80,0x00,0x7F,0xF0,0x00,0x00,0x7F,0xF8,0x00, +0x1F,0xFC,0x00,0x00,0x00,0x1F,0xFE,0x00,0x07,0xFF, +0x80,0x00,0x03,0xFF,0xC0,0x01,0xFF,0xE0,0x00,0x00, +0x00,0xFF,0xF0,0x00,0x3F,0xF8,0x00,0x00,0x0F,0xFE, +0x00,0x0F,0xFF,0x00,0x00,0x00,0x07,0xFF,0x80,0x01, +0xFF,0xC0,0x00,0x00,0x7F,0xF8,0x00,0x7F,0xF8,0x00, +0x00,0x00,0x1F,0xFC,0x00,0x1F,0xFE,0x00,0x00,0x03, +0xFF,0xC0,0x03,0xFF,0x80,0x00,0x80,0x00,0x1F,0xFE, +0x00,0x1F,0xFC,0x00,0x00,0x01,0xFF,0xC0,0x07,0xFF, +0x80,0x00,0x00,0x00,0x7F,0xF0,0x00,0xFF,0xE0,0x00, +0x00,0x0F,0xFE,0x00,0x3F,0xF8,0x00,0x00,0x00,0x03, +0xFF,0x80,0x0F,0xFF,0x00,0x00,0x00,0x7F,0xF8,0x01, +0xFF,0xC0,0x00,0x20,0x00,0x03,0xFF,0xC0,0x0F,0xFE, +0x00,0x00,0x00,0x3F,0xF8,0x03,0xFF,0xC0,0x00,0x00, +0x00,0x0F,0xFE,0x00,0x7F,0xF0,0x00,0x00,0x01,0xFF, +0xC0,0x1F,0xFC,0x00,0x00,0x00,0x00,0x7F,0xF0,0x07, +0xFF,0x80,0x00,0x00,0x0F,0xFF,0x00,0xFF,0xE0,0x00, +0x00,0x00,0x03,0xFF,0x80,0x3F,0xF8,0x00,0x00,0x00, +0x3F,0xF8,0x0F,0xFF,0x00,0x00,0x00,0x00,0x1F,0xFE, +0x01,0xFF,0xC0,0x00,0x00,0x01,0xFF,0xC0,0x7F,0xF8, +0x00,0x00,0x00,0x00,0x7F,0xF0,0x0F,0xFE,0x00,0x00, +0x00,0x0F,0xFE,0x03,0xFF,0x80,0x00,0x00,0x00,0x03, +0xFF,0x80,0xFF,0xF0,0x00,0x00,0x00,0x7F,0xF8,0x1F, +0xFC,0x00,0x00,0x00,0x00,0x1F,0xFC,0x07,0xFF,0x00, +0x00,0x00,0x01,0xFF,0xC0,0xFF,0xE0,0x00,0x00,0x00, +0x00,0xFF,0xF0,0x3F,0xF8,0x00,0x00,0x00,0x0F,0xFE, +0x0F,0xFF,0x00,0x00,0x00,0x00,0x03,0xFF,0x83,0xFF, +0xC0,0x00,0x00,0x00,0x7F,0xF0,0x7F,0xF0,0x00,0x00, +0x00,0x00,0x1F,0xFC,0x1F,0xFC,0x00,0x00,0x00,0x01, +0xFF,0x83,0xFF,0x80,0x00,0x00,0x00,0x00,0xFF,0xE0, +0xFF,0xE0,0x00,0x00,0x00,0x0F,0xFE,0x1F,0xFC,0x00, +0x00,0x00,0x00,0x03,0xFF,0x87,0xFF,0x00,0x00,0x00, +0x00,0x7F,0xF1,0xFF,0xC0,0x00,0x00,0x00,0x00,0x1F, +0xFC,0x7F,0xF8,0x00,0x00,0x00,0x03,0xFF,0x8F,0xFE, +0x00,0x00,0x10,0x00,0x00,0x1F,0xFC,0x7F,0xF0,0x00, +0x00,0x00,0x01,0xFF,0x8F,0xFE,0x00,0x00,0x00,0x00, +0x00,0x7F,0xE3,0xFF,0x80,0x00,0x00,0x00,0x0F,0xFE, +0xFF,0xE0,0x00,0x00,0x00,0x00,0x03,0xFF,0xBF,0xFC, +0x00,0x00,0x00,0x00,0x7F,0xF7,0xFF,0x00,0x00,0x04, +0x00,0x00,0x03,0xFF,0xBF,0xF8,0x00,0x00,0x00,0x00, +0x3F,0xF7,0xFF,0x00,0x00,0x00,0x00,0x00,0x0F,0xFD, +0xFF,0xC0,0x00,0x00,0x00,0x01,0xFF,0xBF,0xF0,0x00, +0x00,0x00,0x00,0x00,0x7F,0xFF,0xFE,0x00,0x00,0x00, +0x00,0x0F,0xFF,0xFF,0x80,0x00,0x01,0x00,0x00,0x00, +0x7F,0xFF,0xFC,0x00,0x00,0x00,0x00,0x07,0xFF,0xFF, +0x80,0x00,0x00,0x00,0x00,0x01,0xFF,0xFF,0xE0,0x00, +0x00,0x00,0x00,0x3F,0xFF,0xF8,0x00,0x00,0x08,0x00, +0x00,0x01,0xFF,0xFF,0xC0,0x00,0x00,0x00,0x00,0x1F, +0xFF,0xF8,0x00,0x00,0x08,0x00,0x00,0x00,0xFF,0xFF, +0xC0,0x00,0x00,0x00,0x00,0x1F,0xFF,0xF0,0x00,0x00, +0x08,0x00,0x00,0x00,0xFF,0xFF,0x80,0x00,0x00,0x00, +0x00,0x0F,0xFF,0xF0,0x00,0x00,0x08,0x00,0x00,0x00, +0x7F,0xFF,0x80,0x00,0x00,0x00,0x00,0x0F,0xFF,0xE0, +0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xF8,0x00,0x00, +0x00,0x00,0x00,0x3F,0xFF,0x00,0x00,0x00,0x00,0x15, +0xAF,0x84,0x01,0x64,0x0F,0xFF,0xF0,0x00,0x00,0x00, +0x00,0x00,0x0F,0xFF,0xE0,0x0F,0xFF,0xE0,0x00,0x00, +0x00,0x00,0x00,0x1F,0xFF,0xC0,0x1F,0xFF,0xE0,0x00, +0x00,0x00,0x00,0x00,0x7F,0xFF,0x00,0x1F,0xFF,0xE0, +0x00,0x00,0x00,0x00,0x01,0xFF,0xFC,0x00,0x1F,0xFF, +0xC0,0x00,0x00,0x00,0x00,0x07,0xFF,0xF0,0x00,0x3F, +0xFF,0xC0,0x00,0x00,0x00,0x00,0x0F,0xFF,0xE0,0x00, +0x3F,0xFF,0xC0,0x00,0x00,0x00,0x00,0x3F,0xFF,0x80, +0x00,0x3F,0xFF,0xC0,0x00,0x00,0x00,0x00,0xFF,0xFE, +0x00,0x00,0x3F,0xFF,0x80,0x00,0x00,0x00,0x01,0xFF, +0xF8,0x00,0x00,0x7F,0xFF,0x80,0x00,0x00,0x00,0x07, +0xFF,0xF0,0x00,0x00,0x7F,0xFF,0x80,0x00,0x00,0x00, +0x1F,0xFF,0xC0,0x00,0x00,0x7F,0xFF,0x00,0x00,0x00, +0x00,0x7F,0xFF,0x00,0x00,0x00,0xFF,0xFF,0x00,0x00, +0x00,0x00,0xFF,0xFE,0x00,0x00,0x00,0xFF,0xFF,0x00, +0x00,0x00,0x03,0xFF,0xF8,0x00,0x00,0x00,0xFF,0xFE, +0x00,0x00,0x00,0x0F,0xFF,0xE0,0x00,0x00,0x01,0xFF, +0xFE,0x00,0x00,0x00,0x3F,0xFF,0x80,0x00,0x00,0x01, +0xFF,0xFE,0x00,0x00,0x00,0x7F,0xFF,0x00,0x00,0x00, +0x01,0xFF,0xFC,0x00,0x00,0x01,0xFF,0xFC,0x00,0x00, +0x00,0x03,0xFF,0xFC,0x00,0x00,0x07,0xFF,0xF0,0x00, +0x00,0x00,0x03,0xFF,0xFC,0x00,0x00,0x1F,0xFF,0xC0, +0x00,0x00,0x00,0x03,0xFF,0xFC,0x00,0x00,0x3F,0xFF, +0x80,0x00,0x00,0x00,0x03,0xFF,0xF8,0x00,0x00,0xFF, +0xFE,0x00,0x00,0x00,0x00,0x07,0xFF,0xF8,0x00,0x03, +0xFF,0xF8,0x00,0x00,0x00,0x00,0x07,0xFF,0xF8,0x00, +0x0F,0xFF,0xF0,0x00,0x00,0x00,0x00,0x07,0xFF,0xF0, +0x00,0x1F,0xFF,0xC0,0x00,0x00,0x00,0x00,0x0F,0xFF, +0xF0,0x00,0x7F,0xFF,0x00,0x00,0x00,0x00,0x00,0x0F, +0xFF,0xF0,0x01,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00, +0x0F,0xFF,0xE0,0x07,0xFF,0xF8,0x00,0x00,0x00,0x00, +0x00,0x1F,0xFF,0xE0,0x0F,0xFF,0xE0,0x00,0x00,0x00, +0x00,0x00,0x1F,0xFF,0xE0,0x3F,0xFF,0x80,0x00,0x00, +0x00,0x00,0x00,0x1F,0xFF,0xC0,0xFF,0xFE,0x00,0x00, +0x00,0x00,0x00,0x00,0x1F,0xFF,0xC1,0xFF,0xFC,0x00, +0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xC7,0xFF,0xF0, +0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0x9F,0xFF, +0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xFF, +0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF, +0xFF,0xFE,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x7F, +0xFF,0xFF,0xF8,0x00,0x00,0x00,0x40,0x00,0x00,0x00, +0x0F,0xFF,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x0F,0xFF,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x0F,0xFF,0xFF,0xC0,0x00,0x00,0x00,0x40, +0x00,0x00,0x00,0x01,0xFF,0xFF,0xE0,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x01,0xFF,0xFF,0x80,0x00,0x00, +0x00,0x20,0x00,0x00,0x00,0x00,0x3F,0xFF,0xC0,0x00, +0x00,0x00,0x08,0x00,0x00,0x00,0x00,0x1F,0xFF,0xF8, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF, +0xF8,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x01,0xFF, +0xFF,0xF8,0x00,0x00,0x00,0x08,0x00,0x00,0x00,0x00, +0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x03,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x04,0x00,0x00, +0x00,0x01,0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x00,0x00, +0x00,0x00,0x07,0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x00, +0x00,0x00,0x00,0x1F,0xFF,0xFF,0xFF,0xE0,0x00,0x00, +0x00,0x00,0x00,0x00,0x7F,0xFF,0x9F,0xFF,0xC0,0x00, +0x00,0x00,0x00,0x00,0x00,0xFF,0xFE,0x3F,0xFF,0xC0, +0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xF8,0x3F,0xFF, +0xC0,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0xF0,0x3F, +0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xC0, +0x7F,0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF, +0x00,0x7F,0xFF,0x80,0x00,0x00,0x00,0x00,0x01,0xFF, +0xFC,0x00,0x7F,0xFF,0x80,0x00,0x00,0x00,0x00,0x07, +0xFF,0xF8,0x00,0x7F,0xFF,0x00,0x00,0x00,0x00,0x00, +0x1F,0xFF,0xE0,0x00,0xFF,0xFF,0x00,0x00,0x00,0x00, +0x00,0x3F,0xFF,0x80,0x00,0xFF,0xFF,0x00,0x00,0x00, +0x00,0x00,0xFF,0xFF,0x00,0x00,0xFF,0xFE,0x00,0x00, +0x00,0x00,0x03,0xFF,0xFC,0x00,0x01,0xFF,0xFE,0x00, +0x00,0x00,0x00,0x0F,0xFF,0xF0,0x00,0x01,0xFF,0xFE, +0x00,0x00,0x00,0x00,0x1F,0xFF,0xC0,0x00,0x01,0xFF, +0xFC,0x00,0x00,0x00,0x00,0x7F,0xFF,0x80,0x00,0x03, +0xFF,0xFC,0x00,0x00,0x00,0x01,0xFF,0xFE,0x00,0x00, +0x03,0xFF,0xFC,0x00,0x00,0x00,0x07,0xFF,0xF8,0x00, +0x00,0x03,0xFF,0xFC,0x00,0x00,0x00,0x0F,0xFF,0xE0, +0x00,0x00,0x03,0xFF,0xF8,0x00,0x00,0x00,0x3F,0xFF, +0xC0,0x00,0x00,0x07,0xFF,0xF8,0x00,0x00,0x00,0xFF, +0xFF,0x00,0x00,0x00,0x07,0xFF,0xF8,0x00,0x00,0x01, +0xFF,0xFC,0x00,0x00,0x00,0x07,0xFF,0xF0,0x00,0x00, +0x07,0xFF,0xF8,0x00,0x00,0x00,0x0F,0xFF,0xF0,0x00, +0x00,0x1F,0xFF,0xE0,0x00,0x00,0x00,0x0F,0xFF,0xF0, +0x00,0x00,0x7F,0xFF,0x80,0x00,0x00,0x00,0x0F,0xFF, +0xE0,0x00,0x00,0xFF,0xFE,0x00,0x00,0x00,0x00,0x1F, +0xFF,0xE0,0x00,0x03,0xFF,0xFC,0x00,0x00,0x00,0x00, +0x1F,0xFF,0xE0,0x00,0x0F,0xFF,0xF0,0x00,0x00,0x00, +0x00,0x1F,0xFF,0xE0,0x00,0x3F,0xFF,0xC0,0x00,0x00, +0x00,0x00,0x1F,0xFF,0xC0,0x00,0x7F,0xFF,0x00,0x00, +0x00,0x00,0x00,0x3F,0xFF,0xC0,0x01,0xFF,0xFE,0x00, +0x00,0x00,0x00,0x00,0x3F,0xFF,0xC0,0x07,0xFF,0xF8, +0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0x80,0x1F,0xFF, +0xE0,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0x80,0x3F, +0xFF,0xC0,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0x80, +0xFF,0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF, +0x03,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x00,0xFF, +0xFF,0x0F,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x00, +0xFF,0xFF,0x1F,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00, +0x00,0xFF,0xFF,0x7F,0xFF,0x80,0x00,0x00,0x00,0x00, +0x00,0x00,0xFF,0xFE,0x15,0xEF,0x80,0x01,0x5D,0xFF, +0xFE,0x00,0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xFC, +0xFF,0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x03,0xFF, +0xF8,0x7F,0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x07, +0xFF,0xF0,0x7F,0xFF,0x80,0x00,0x00,0x00,0x00,0x00, +0x0F,0xFF,0xF0,0x3F,0xFF,0x80,0x00,0x00,0x00,0x00, +0x00,0x0F,0xFF,0xE0,0x1F,0xFF,0xC0,0x00,0x00,0x00, +0x00,0x00,0x1F,0xFF,0xC0,0x1F,0xFF,0xE0,0x00,0x00, +0x00,0x00,0x00,0x3F,0xFF,0xC0,0x0F,0xFF,0xE0,0x00, +0x00,0x00,0x00,0x00,0x3F,0xFF,0x80,0x07,0xFF,0xF0, +0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0x00,0x03,0xFF, +0xF8,0x00,0x00,0x00,0x00,0x00,0xFF,0xFF,0x00,0x03, +0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0xFF,0xFE,0x00, +0x01,0xFF,0xFC,0x00,0x00,0x00,0x00,0x01,0xFF,0xFC, +0x00,0x00,0xFF,0xFE,0x00,0x00,0x00,0x00,0x03,0xFF, +0xFC,0x00,0x00,0xFF,0xFE,0x00,0x00,0x00,0x00,0x03, +0xFF,0xF8,0x00,0x00,0x7F,0xFF,0x00,0x00,0x00,0x00, +0x07,0xFF,0xF0,0x00,0x00,0x3F,0xFF,0x80,0x00,0x00, +0x00,0x07,0xFF,0xF0,0x00,0x00,0x3F,0xFF,0x80,0x00, +0x00,0x00,0x0F,0xFF,0xE0,0x00,0x00,0x1F,0xFF,0xC0, +0x00,0x00,0x00,0x1F,0xFF,0xC0,0x00,0x00,0x0F,0xFF, +0xE0,0x00,0x00,0x00,0x1F,0xFF,0xC0,0x00,0x00,0x0F, +0xFF,0xE0,0x00,0x00,0x00,0x3F,0xFF,0x80,0x00,0x00, +0x07,0xFF,0xF0,0x00,0x00,0x00,0x7F,0xFF,0x00,0x00, +0x00,0x03,0xFF,0xF8,0x00,0x00,0x00,0x7F,0xFF,0x00, +0x00,0x00,0x03,0xFF,0xF8,0x00,0x00,0x00,0xFF,0xFE, +0x00,0x00,0x00,0x01,0xFF,0xFC,0x00,0x00,0x01,0xFF, +0xFC,0x00,0x00,0x00,0x00,0xFF,0xFC,0x00,0x00,0x01, +0xFF,0xFC,0x00,0x00,0x00,0x00,0xFF,0xFE,0x00,0x00, +0x03,0xFF,0xF8,0x00,0x00,0x00,0x00,0x7F,0xFF,0x00, +0x00,0x07,0xFF,0xF0,0x00,0x00,0x00,0x00,0x3F,0xFF, +0x00,0x00,0x07,0xFF,0xF0,0x00,0x00,0x00,0x00,0x3F, +0xFF,0x80,0x00,0x0F,0xFF,0xE0,0x00,0x00,0x00,0x00, +0x1F,0xFF,0xC0,0x00,0x1F,0xFF,0xC0,0x00,0x00,0x00, +0x00,0x0F,0xFF,0xC0,0x00,0x1F,0xFF,0x80,0x00,0x00, +0x00,0x00,0x0F,0xFF,0xE0,0x00,0x3F,0xFF,0x80,0x00, +0x00,0x00,0x00,0x07,0xFF,0xF0,0x00,0x3F,0xFF,0x00, +0x00,0x00,0x00,0x00,0x03,0xFF,0xF0,0x00,0x7F,0xFE, +0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xF8,0x00,0xFF, +0xFE,0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xFC,0x00, +0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x00,0xFF,0xFC, +0x01,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x00,0xFF, +0xFE,0x03,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x00, +0x7F,0xFE,0x03,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00, +0x00,0x3F,0xFF,0x07,0xFF,0xE0,0x00,0x00,0x00,0x00, +0x00,0x00,0x3F,0xFF,0x8F,0xFF,0xE0,0x00,0x00,0x00, +0x00,0x00,0x00,0x1F,0xFF,0x8F,0xFF,0xC0,0x00,0x00, +0x00,0x00,0x00,0x00,0x0F,0xFF,0xDF,0xFF,0x80,0x00, +0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0xFF,0xFF,0x80, +0x00,0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xFF,0xFF, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xFF, +0xFE,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x01,0xFF, +0xFF,0xFE,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x01, +0xFF,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0xFF,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x7F,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x7F,0xFF,0xF0,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x3F,0xFF,0xE0,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0xE0,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0xC0,0x00, +0x00,0x00,0x03,0x40,0x00,0x00,0x00,0x01,0xFF,0xF0, +0x00,0x00,0x00,0x00,0x68,0x00,0x00,0x00,0x00,0x3F, +0xFE,0x00,0x00,0x00,0x00,0x0D,0x00,0x00,0x00,0x00, +0x07,0xFF,0xC0,0x00,0x00,0x00,0x01,0xA0,0x00,0x00, +0x00,0x00,0xFF,0xF8,0x00,0x00,0x00,0x00,0x34,0x00, +0x00,0x00,0x00,0x1F,0xFF,0x00,0x00,0x00,0x00,0x06, +0x00,0x00,0x00,0x00,0x03,0xFF,0xE0,0x00,0x00,0x00, +0x00,0x12,0xEF,0x8C,0x01,0x47,0x40,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xE5,0x01,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x00,0x00, +0x00,0x00,0x07,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0xFF,0xFF,0x80,0x00,0x00,0x00,0x00,0x00, +0x00,0x0F,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x00, +0x01,0xFF,0xFE,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x3F,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x00,0x07, +0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0xFF, +0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xFE, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xE0, +0x00,0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xFC,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0x80,0x00, +0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0xF0,0x00,0x00, +0x00,0x00,0x00,0x00,0x01,0xFF,0xFE,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x3F,0xFF,0xE0,0x00,0x00,0x00, +0x00,0x00,0x00,0x07,0xFF,0xFC,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x7F,0xFF,0x80,0x00,0x00,0x00,0x00, +0x00,0x00,0x0F,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00, +0x00,0x01,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x3F,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x00, +0x03,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x7F,0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x0F, +0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x00,0x01,0xFF, +0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF, +0xE0,0x00,0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xFC, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0x80, +0x00,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0xF8,0x00, +0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xFF,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0xE0,0x00,0x00, +0x00,0x00,0x00,0x00,0x03,0xFF,0xFC,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0x7F,0xFF,0x80,0x00,0x00,0x00, +0x00,0x00,0x00,0x0F,0xFF,0xF8,0x00,0x00,0x00,0x00, +0x00,0x00,0x01,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x1F,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00, +0x00,0x03,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0x7F,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00,0x00, +0x0F,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0xFF,0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x1F, +0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x00,0x03,0xFF, +0xFC,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF, +0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0xF8, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0xFF,0xFF,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0xE0,0x00, +0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xFE,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0xC0,0x00,0x00, +0x00,0x00,0x00,0x00,0x07,0xFF,0xF8,0x00,0x00,0x00, +0x00,0x00,0x00,0x00,0xFF,0xFF,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x1F,0xFF,0xE0,0x00,0x00,0x00,0x00, +0x00,0x00,0x03,0xFF,0xFE,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0x7F,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00, +0x00,0x07,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x00, +0x00,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x1F,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x00,0x03, +0xFF,0xFE,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x7F, +0xFF,0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x07,0xFF, +0xF8,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0xFF,0xFF, +0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0xF0, +0x00,0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xFE,0x00, +0x00,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xC0,0x00, +0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xF8,0x00,0x00, +0x00,0x00,0x00,0x00,0x00,0xFF,0xFF,0x80,0x00,0x00, +0x00,0x00,0x00,0x00,0x1F,0xFF,0xF0,0x00,0x00,0x00, +0x00,0x00,0x00,0x03,0xFF,0xFE,0x00,0x00,0x00,0x00, +0x00,0x00,0x00,0x3F,0xFF,0xC0,0x00,0x00,0x00,0x00, +0x00,0x00,0x07,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00, +0x00,0x00,0xFF,0xFF,0x80,0x00,0x00,0x00,0x00,0x00, +0x00,0x1F,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x00, +0x01,0xFF,0xFE,0x00,0x00,0x00,0x00,0x00,0x00,0x00, +0x3F,0xFF,0xC0,0x00,0x00,0x00,0x00,0x00,0x00,0x07, +0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0xDF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x5F, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFC,0x06, +0x7C,0xA3,0x98,0x97,0x7F,0xFF,0xFF,0xF5,0xFF,0xFF, +0xFF,0xDF,0xFF,0x00,0x06,0xFF,0xF8,0x00,0x37,0xFF, +0xC0,0x01,0xBF,0xFE,0x00,0x0D,0xFF,0xF0,0x00,0x6F, +0xFF,0x80,0x03,0x7F,0xFC,0x00,0x1B,0xFF,0xE0,0x00, +0xDF,0xFF,0x00,0x06,0xFF,0xF8,0x00,0x37,0xFF,0xC0, +0x01,0xBF,0xFE,0x00,0x0D,0xFF,0xF0,0x00,0x6F,0xFF, +0x80,0x01,0xFF,0xE0,0x00,0xDF,0xFF,0xFF,0xFD,0x7F, +0xFF,0xFF,0xC0,0x09,0xAF,0x84,0x00,0x96,0x3F,0xF0, +0x00,0x00,0x00,0x7F,0xF0,0x00,0x00,0x01,0x0F,0xFC, +0x00,0x00,0x00,0x1F,0xFC,0x00,0x00,0x00,0x93,0xFF, +0x00,0x00,0x00,0x07,0xFF,0x00,0x00,0x00,0x40,0xFF, +0xC0,0x00,0x00,0x01,0xFF,0xC0,0x00,0x00,0x20,0x3F, +0xF0,0x00,0x00,0x08,0x0F,0xFE,0x00,0x00,0x02,0x01, +0xFF,0x80,0x00,0x00,0x03,0xFF,0x80,0x00,0x01,0x00, +0x7F,0xE0,0x00,0x00,0x00,0xFF,0xE0,0x00,0x00,0x80, +0x1F,0xF8,0x00,0x00,0x20,0x07,0xFF,0x00,0x00,0x08, +0x00,0xFF,0xC0,0x00,0x00,0x01,0xFF,0xC0,0x00,0x04, +0x00,0x3F,0xF0,0x00,0x00,0x00,0x7F,0xF0,0x00,0x02, +0x40,0x0F,0xFC,0x00,0x00,0x00,0x1F,0xFC,0x00,0x01, +0x00,0x03,0xFF,0x00,0x00,0x00,0x07,0xFF,0x00,0x00, +0x80,0x00,0xFF,0xC0,0x00,0x20,0x00,0x3F,0xF8,0x00, +0x08,0x00,0x07,0xFE,0x00,0x00,0x00,0x0F,0xFE,0x00, +0x04,0x00,0x01,0xFF,0x80,0x00,0x00,0x03,0xFF,0x80, +0x02,0x40,0x00,0x7F,0xE0,0x00,0x00,0x00,0xFF,0xE0, +0x01,0x00,0x00,0x1F,0xF8,0x00,0x00,0x00,0x3F,0xF8, +0x00,0x80,0x00,0x07,0xFE,0x00,0x20,0x00,0x01,0xFF, +0xC0,0x08,0x00,0x00,0x3F,0xF0,0x00,0x00,0x00,0x7F, +0xF0,0x04,0x00,0x00,0x0F,0xFC,0x00,0x00,0x00,0x1F, +0xFC,0x02,0x40,0x00,0x03,0xFF,0x00,0x00,0x00,0x07, +0xFF,0x01,0x00,0x00,0x00,0xFF,0xC0,0x00,0x00,0x01, +0xFF,0xC0,0x80,0x00,0x00,0x3F,0xF0,0x20,0x00,0x00, +0x0F,0xFE,0x08,0x00,0x00,0x01,0xFF,0x80,0x00,0x00, +0x03,0xFF,0x84,0x00,0x00,0x00,0x7F,0xE0,0x00,0x00, +0x00,0xFF,0xE2,0x40,0x00,0x00,0x1F,0xF8,0x00,0x00, +0x00,0x3F,0xF9,0x00,0x00,0x00,0x07,0xFE,0x00,0x00, +0x00,0x0F,0xFE,0x80,0x00,0x00,0x01,0xFF,0xA0,0x00, +0x00,0x00,0x7F,0xF0,0x06,0x7C,0x93,0x98,0x97,0x7F, +0xFF,0xFF,0xF5,0xFF,0xFF,0xFF,0xD0,0x00,0x7F,0xFE, +0x80,0x03,0xFF,0xF4,0x00,0x1F,0xFF,0xA0,0x00,0xFF, +0xFD,0x00,0x07,0xFF,0xE8,0x00,0x3F,0xFF,0x40,0x01, +0xFF,0xFA,0x00,0x0F,0xFF,0xD0,0x00,0x7F,0xFE,0x80, +0x03,0xFF,0xF4,0x00,0x1F,0xFF,0xA0,0x00,0xFF,0xFD, +0x00,0x07,0xFF,0xE8,0x00,0x3F,0xFC,0x00,0x0F,0xFF, +0xDF,0xFF,0xFF,0xFD,0x7F,0xFF,0xFF,0xC0,0x0D,0x59, +0x90,0xB8,0xF6,0x00,0x00,0x01,0xFF,0xC0,0x00,0x01, +0x20,0x00,0x01,0xFF,0xF0,0x00,0x00,0x80,0x00,0x01, +0xFF,0xFC,0x00,0x00,0x40,0x00,0x01,0xFF,0xFF,0x00, +0x00,0x24,0x00,0x01,0xFF,0xFF,0xC0,0x00,0x10,0x00, +0x01,0xFF,0xBF,0xF0,0x00,0x00,0x00,0x0F,0xFE,0xFF, +0xE0,0x00,0x00,0x00,0x3F,0xF1,0xFF,0x80,0x00,0x00, +0x01,0xFF,0xC7,0xFF,0x00,0x02,0x00,0x00,0xFF,0xC1, +0xFF,0x80,0x00,0x00,0x07,0xFF,0x07,0xFF,0x00,0x00, +0x00,0x1F,0xF8,0x0F,0xFC,0x00,0x00,0x00,0xFF,0xE0, +0x3F,0xF8,0x00,0x00,0x03,0xFF,0x00,0x7F,0xE0,0x01, +0x00,0x03,0xFF,0x80,0x3F,0xF8,0x00,0x00,0x0F,0xFC, +0x00,0x7F,0xF0,0x02,0x00,0x0F,0xFE,0x00,0x3F,0xF8, +0x01,0x00,0x0F,0xFE,0x00,0x0F,0xFE,0x00,0x80,0x0F, +0xFE,0x00,0x03,0xFF,0x80,0x00,0x7F,0xF8,0x00,0x0F, +0xFF,0x01,0x00,0x3F,0xF8,0x00,0x03,0xFF,0x80,0x80, +0x3F,0xF8,0x00,0x00,0xFF,0xE0,0x01,0xFF,0xE0,0x00, +0x03,0xFF,0xC0,0x07,0xFF,0x00,0x00,0x07,0xFF,0x04, +0x07,0xFF,0x80,0x00,0x03,0xFF,0xC0,0x1F,0xFC,0x00, +0x00,0x07,0xFF,0x00,0xFF,0xF0,0x00,0x00,0x1F,0xFE, +0x03,0xFF,0x80,0x00,0x00,0x3F,0xF8,0x83,0xFF,0xC0, +0x00,0x00,0x1F,0xFE,0x43,0xFF,0xC0,0x00,0x00,0x07, +0xFF,0x8F,0xFE,0x00,0x00,0x00,0x0F,0xFE,0x8F,0xFF, +0x00,0x00,0x00,0x07,0xFF,0x80,0x13,0x44,0x7B,0x99, +0x2B,0x7F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFE,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xF8,0x06,0x09,0x19,0x34,0xB1,0xFF,0xFC,0x00,0x7F, +0xFF,0x00,0x1F,0xFF,0x80,0x07,0xFF,0xE0,0x01,0xFF, +0xF0,0x10,0x0F,0xFF,0x80,0x03,0xFF,0xE0,0x00,0xFF, +0xF0,0x00,0x3F,0xFC,0x00,0x0F,0xFE,0x10,0x00,0x7F, +0xF0,0x00,0x1F,0xFC,0x00,0x07,0xFE,0x00,0x01,0xFF, +0x80,0x00,0x7F,0xC0,0x00,0x1F,0xF0,0x10,0x23,0x97, +0xFD,0x28,0x00,0x00,0x00,0x7F,0xFF,0x00,0x00,0x00, +0x00,0x00,0x0F,0xFF,0xFF,0xFC,0x00,0x00,0x00,0x00, +0x3F,0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x00,0x7F,0xFF, +0xFF,0xFF,0xF8,0x00,0x00,0x00,0xFF,0xFF,0xFF,0xFF, +0xFE,0x00,0x00,0x01,0xFF,0xFF,0xFF,0xFF,0xFF,0xC0, +0x00,0x01,0xFF,0xFF,0xFF,0xFF,0xFF,0xF0,0x00,0x01, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x01,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0x00,0x01,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0x80,0x01,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xE0,0x00,0xFF,0xFF,0xE0,0x01,0xFF,0xFF,0xF0,0x00, +0xFF,0xFF,0x80,0x00,0x1F,0xFF,0xFC,0x00,0xFF,0xFF, +0x00,0x00,0x03,0xFF,0xFE,0x00,0x7F,0xFF,0x00,0x00, +0x00,0x7F,0xFF,0x00,0x3F,0xFF,0x00,0x00,0x00,0x1F, +0xFF,0x80,0x3F,0xFF,0x00,0x00,0x00,0x07,0xFF,0xE1, +0x03,0xFF,0xE0,0x00,0x00,0x00,0x7F,0xFE,0x10,0x7F, +0xFC,0x00,0x00,0x00,0x03,0xFF,0xE0,0x07,0xFC,0x00, +0x00,0x00,0x01,0xFF,0xF0,0x00,0x0E,0x00,0x00,0x00, +0x00,0xFF,0xF8,0x48,0x00,0x00,0x00,0x00,0x00,0x0F, +0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0xC0, +0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0xE0,0x00,0x00, +0x00,0x00,0x07,0xFF,0xFF,0xF0,0x00,0x00,0x00,0x00, +0xFF,0xFF,0xFF,0xF8,0x00,0x00,0x00,0x7F,0xFF,0xFF, +0xFF,0xFC,0x00,0x00,0x0F,0xFF,0xFF,0xFF,0xFF,0xFE, +0x00,0x00,0x3F,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x00, +0x7F,0xFF,0xFF,0xFF,0xFF,0xFF,0x80,0x00,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xC0,0x01,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0xE0,0x01,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xF0,0x01,0xFF,0xFF,0xFF,0xFF,0xFE,0xFF,0xF8,0x01, +0xFF,0xFF,0xFF,0xFF,0xF0,0x7F,0xFC,0x01,0xFF,0xFF, +0xFF,0xFF,0x00,0x3F,0xFE,0x01,0xFF,0xFF,0xFF,0xC0, +0x00,0x1F,0xFF,0x00,0xFF,0xFF,0xF0,0x00,0x00,0x0F, +0xFF,0x80,0xFF,0xFF,0x80,0x00,0x00,0x07,0xFF,0xC0, +0x7F,0xFF,0x00,0x00,0x00,0x03,0xFF,0xE0,0x7F,0xFE, +0x00,0x00,0x00,0x01,0xFF,0xF0,0x3F,0xFE,0x00,0x00, +0x00,0x00,0xFF,0xF8,0x1F,0xFE,0x00,0x00,0x00,0x00, +0xFF,0xFC,0x1F,0xFF,0x00,0x00,0x00,0x00,0x7F,0xFE, +0x0F,0xFF,0x00,0x00,0x00,0x00,0x3F,0xFF,0x08,0xFF, +0xF0,0x00,0x00,0x00,0x07,0xFF,0xF0,0x8F,0xFF,0x00, +0x00,0x00,0x00,0xFF,0xFF,0x07,0xFF,0x80,0x00,0x00, +0x00,0xFF,0xFF,0x83,0xFF,0xE0,0x00,0x00,0x00,0xFF, +0xFF,0xC1,0xFF,0xF8,0x00,0x00,0x01,0xFF,0xFF,0xE0, +0x7F,0xFC,0x00,0x00,0x01,0xFF,0xFF,0xF0,0x3F,0xFF, +0x80,0x00,0x03,0xFF,0xFF,0xF8,0x1F,0xFF,0xE0,0x00, +0x07,0xFF,0xFF,0xFE,0x07,0xFF,0xFE,0x00,0x3F,0xFF, +0xFF,0xFF,0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0x80,0xFF,0xFF,0xFF,0xFF,0xFF,0xF7,0xFF,0xC0,0x7F, +0xFF,0xFF,0xFF,0xFF,0xF3,0xFF,0xE0,0x1F,0xFF,0xFF, +0xFF,0xFF,0xF0,0xFF,0xF0,0x07,0xFF,0xFF,0xFF,0xFF, +0xE0,0x7F,0xFC,0x01,0xFF,0xFF,0xFF,0xFF,0xE0,0x3F, +0xFE,0x00,0x7F,0xFF,0xFF,0xFF,0xC0,0x0F,0xFF,0x00, +0x0F,0xFF,0xFF,0xFF,0x80,0x07,0xFF,0xC0,0x03,0xFF, +0xFF,0xFF,0x00,0x01,0xFF,0xE0,0x00,0x3F,0xFF,0xFC, +0x00,0x00,0x7F,0xF8,0x00,0x01,0xFF,0xE0,0x00,0x00, +0x00,0x00,0x0F,0x30,0x27,0xFD,0x2B,0x7F,0xFC,0x00, +0x00,0x00,0x00,0x00,0x03,0x7F,0xFC,0x00,0x00,0x00, +0x00,0x00,0x03,0x7F,0xFC,0x00,0x00,0x00,0x00,0x00, +0x02,0xBF,0xFC,0x00,0x00,0x00,0x00,0x00,0x01,0xFF, +0xE0,0x00,0x7F,0xE0,0x00,0x00,0x0F,0xFF,0x00,0x1F, +0xFF,0xF0,0x00,0x00,0x7F,0xF8,0x03,0xFF,0xFF,0xF0, +0x00,0x03,0xFF,0xC0,0x7F,0xFF,0xFF,0xE0,0x00,0x1F, +0xFE,0x07,0xFF,0xFF,0xFF,0x80,0x00,0xFF,0xF0,0xFF, +0xFF,0xFF,0xFF,0x00,0x07,0xFF,0x8F,0xFF,0xFF,0xFF, +0xFC,0x00,0x3F,0xFC,0xFF,0xFF,0xFF,0xFF,0xF0,0x01, +0xFF,0xE7,0xFF,0xFF,0xFF,0xFF,0xC0,0x0F,0xFF,0x7F, +0xFF,0xFF,0xFF,0xFF,0x00,0x7F,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFC,0x03,0xFF,0xFF,0xFF,0x00,0xFF,0xFF,0xF0, +0x1F,0xFF,0xFF,0xC0,0x00,0xFF,0xFF,0x80,0xFF,0xFF, +0xFC,0x00,0x01,0xFF,0xFE,0x07,0xFF,0xFF,0x80,0x00, +0x07,0xFF,0xF0,0x3F,0xFF,0xF8,0x00,0x00,0x1F,0xFF, +0xC1,0xFF,0xFF,0x80,0x00,0x00,0x7F,0xFE,0x0F,0xFF, +0xF8,0x00,0x00,0x01,0xFF,0xF8,0x7F,0xFF,0x80,0x00, +0x00,0x07,0xFF,0xC3,0xFF,0xFC,0x00,0x00,0x00,0x1F, +0xFF,0x1F,0xFF,0xC0,0x00,0x00,0x00,0xFF,0xF8,0xFF, +0xFE,0x00,0x00,0x00,0x03,0xFF,0xC7,0xFF,0xE0,0x00, +0x00,0x00,0x1F,0xFE,0x3F,0xFF,0x00,0x00,0x00,0x00, +0xFF,0xFA,0xBF,0xFE,0x00,0x00,0x00,0x00,0x7F,0xF9, +0xFF,0xE0,0x00,0x00,0x00,0x03,0xFF,0xFB,0xFF,0xE0, +0x00,0x00,0x00,0x01,0xFF,0xF9,0xFF,0xE0,0x00,0x00, +0x00,0x01,0xFF,0xEF,0xFF,0x00,0x00,0x00,0x00,0x1F, +0xFE,0xAF,0xFF,0x80,0x00,0x00,0x00,0x1F,0xFE,0x7F, +0xFC,0x00,0x00,0x00,0x01,0xFF,0xF3,0xFF,0xF0,0x00, +0x00,0x00,0x0F,0xFF,0x1F,0xFF,0x80,0x00,0x00,0x00, +0xFF,0xF8,0xFF,0xFE,0x00,0x00,0x00,0x07,0xFF,0xC7, +0xFF,0xF0,0x00,0x00,0x00,0x7F,0xFC,0x3F,0xFF,0xC0, +0x00,0x00,0x03,0xFF,0xE1,0xFF,0xFF,0x00,0x00,0x00, +0x3F,0xFF,0x0F,0xFF,0xF8,0x00,0x00,0x03,0xFF,0xF0, +0x7F,0xFF,0xE0,0x00,0x00,0x3F,0xFF,0x83,0xFF,0xFF, +0x80,0x00,0x03,0xFF,0xF8,0x1F,0xFF,0xFF,0x00,0x00, +0x7F,0xFF,0x80,0xFF,0xFF,0xFE,0x00,0x07,0xFF,0xFC, +0x07,0xFF,0xFF,0xFE,0x01,0xFF,0xFF,0xC0,0x3F,0xFD, +0xFF,0xFF,0xFF,0xFF,0xFC,0x01,0xFF,0xEF,0xFF,0xFF, +0xFF,0xFF,0xC0,0x0F,0xFF,0x3F,0xFF,0xFF,0xFF,0xFC, +0x00,0x7F,0xF8,0xFF,0xFF,0xFF,0xFF,0xC0,0x03,0xFF, +0xC3,0xFF,0xFF,0xFF,0xFC,0x00,0x1F,0xFE,0x0F,0xFF, +0xFF,0xFF,0xC0,0x00,0xFF,0xF0,0x3F,0xFF,0xFF,0xFC, +0x00,0x07,0xFF,0x80,0xFF,0xFF,0xFF,0x80,0x00,0x3F, +0xFC,0x01,0xFF,0xFF,0xF0,0x00,0x01,0xFF,0xE0,0x03, +0xFF,0xFE,0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0x00, +0x00,0x00,0x0F,0x63,0x97,0xFD,0x0C,0x00,0x00,0x00, +0x7F,0xF8,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xFE, +0x00,0x00,0x00,0x00,0x07,0xFF,0xFF,0xFF,0x00,0x00, +0x00,0x00,0x7F,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x07, +0xFF,0xFF,0xFF,0xFE,0x00,0x00,0x00,0x3F,0xFF,0xFF, +0xFF,0xFE,0x00,0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xFC, +0x00,0x00,0x1F,0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x00, +0xFF,0xFF,0xFF,0xFF,0xFF,0xF0,0x00,0x07,0xFF,0xFF, +0xFF,0xFF,0xFF,0xE0,0x00,0x3F,0xFF,0xFF,0xFF,0xFF, +0xFF,0xC0,0x00,0xFF,0xFF,0xF0,0x07,0xFF,0xFF,0x00, +0x07,0xFF,0xFE,0x00,0x03,0xFF,0xFE,0x00,0x3F,0xFF, +0xE0,0x00,0x03,0xFF,0xF8,0x00,0xFF,0xFE,0x00,0x00, +0x07,0xFF,0xF0,0x07,0xFF,0xF0,0x00,0x00,0x0F,0xFF, +0xC0,0x1F,0xFF,0x80,0x00,0x00,0x1F,0xFF,0x80,0xFF, +0xFC,0x00,0x00,0x00,0x3F,0xFE,0x03,0xFF,0xE0,0x00, +0x00,0x00,0xFF,0xF8,0x83,0xFF,0xE0,0x00,0x00,0x00, +0x3F,0xFE,0x0F,0xFF,0x00,0x00,0x00,0x00,0x7F,0xC0, +0x3F,0xFC,0x00,0x00,0x00,0x01,0xC0,0x01,0xFF,0xF0, +0x00,0x00,0x00,0x00,0x00,0x14,0xFF,0xF0,0x00,0x00, +0x00,0x00,0x00,0x0D,0xFF,0xF0,0x00,0x00,0x00,0x00, +0x00,0x06,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x01, +0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x08,0x7F,0xF8, +0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xE0,0x00,0x00, +0x00,0x01,0xC0,0x07,0xFF,0x80,0x00,0x00,0x00,0x07, +0xFC,0x43,0xFF,0xE0,0x00,0x00,0x00,0x07,0xFF,0xC7, +0xFF,0x80,0x00,0x00,0x00,0x1F,0xFE,0x83,0xFF,0xE0, +0x00,0x00,0x00,0x1F,0xFF,0x07,0xFF,0xC0,0x00,0x00, +0x00,0xFF,0xFC,0x1F,0xFF,0x80,0x00,0x00,0x03,0xFF, +0xE0,0x3F,0xFF,0x00,0x00,0x00,0x1F,0xFF,0x80,0xFF, +0xFE,0x00,0x00,0x00,0xFF,0xFC,0x01,0xFF,0xFC,0x00, +0x00,0x07,0xFF,0xF0,0x07,0xFF,0xF8,0x00,0x00,0x7F, +0xFF,0x80,0x0F,0xFF,0xF8,0x00,0x07,0xFF,0xFE,0x00, +0x1F,0xFF,0xFE,0x00,0xFF,0xFF,0xF0,0x00,0x7F,0xFF, +0xFF,0xFF,0xFF,0xFF,0x80,0x00,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFC,0x00,0x01,0xFF,0xFF,0xFF,0xFF,0xFF,0xF0, +0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0x80,0x00,0x03, +0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x00,0x07,0xFF,0xFF, +0xFF,0xFF,0xC0,0x00,0x00,0x0F,0xFF,0xFF,0xFF,0xFE, +0x00,0x00,0x00,0x0F,0xFF,0xFF,0xFF,0xE0,0x00,0x00, +0x00,0x0F,0xFF,0xFF,0xFE,0x00,0x00,0x00,0x00,0x07, +0xFF,0xFF,0xC0,0x00,0x00,0x00,0x00,0x01,0xFF,0xF0, +0x00,0x00,0x00,0x0F,0x30,0x17,0xFD,0x2B,0x40,0x00, +0x00,0x00,0x00,0x00,0x3F,0xFF,0x40,0x00,0x00,0x00, +0x00,0x00,0x3F,0xFF,0x40,0x00,0x00,0x00,0x00,0x00, +0x3F,0xFE,0x80,0x00,0x00,0x00,0x00,0x00,0x3F,0xFC, +0x00,0x00,0x01,0xFF,0x80,0x01,0xFF,0xE0,0x00,0x00, +0xFF,0xFF,0x80,0x0F,0xFF,0x00,0x00,0x3F,0xFF,0xFF, +0x00,0x7F,0xF8,0x00,0x07,0xFF,0xFF,0xFE,0x03,0xFF, +0xC0,0x00,0x7F,0xFF,0xFF,0xF8,0x1F,0xFE,0x00,0x0F, +0xFF,0xFF,0xFF,0xE0,0xFF,0xF0,0x00,0xFF,0xFF,0xFF, +0xFF,0xC7,0xFF,0x80,0x0F,0xFF,0xFF,0xFF,0xFE,0x3F, +0xFC,0x00,0xFF,0xFF,0xFF,0xFF,0xF9,0xFF,0xE0,0x0F, +0xFF,0xFF,0xFF,0xFF,0xEF,0xFF,0x00,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0xF8,0x0F,0xFF,0xFF,0x00,0xFF,0xFF, +0xFF,0xC0,0x7F,0xFF,0xC0,0x00,0xFF,0xFF,0xFE,0x07, +0xFF,0xF8,0x00,0x03,0xFF,0xFF,0xF0,0x3F,0xFF,0x80, +0x00,0x07,0xFF,0xFF,0x83,0xFF,0xF0,0x00,0x00,0x1F, +0xFF,0xFC,0x1F,0xFF,0x00,0x00,0x00,0x7F,0xFF,0xE1, +0xFF,0xF8,0x00,0x00,0x01,0xFF,0xFF,0x0F,0xFF,0x80, +0x00,0x00,0x07,0xFF,0xF8,0x7F,0xF8,0x00,0x00,0x00, +0x3F,0xFF,0xC7,0xFF,0xC0,0x00,0x00,0x00,0xFF,0xFE, +0x3F,0xFC,0x00,0x00,0x00,0x07,0xFF,0xF1,0xFF,0xE0, +0x00,0x00,0x00,0x1F,0xFF,0x9F,0xFF,0x00,0x00,0x00, +0x00,0xFF,0xFC,0xFF,0xF0,0x00,0x00,0x00,0x07,0xFF, +0xF2,0xFF,0xF0,0x00,0x00,0x00,0x03,0xFF,0xEF,0xFF, +0x00,0x00,0x00,0x00,0x1F,0xFF,0xDF,0xFF,0x00,0x00, +0x00,0x00,0x0F,0xFF,0xDF,0xFF,0x00,0x00,0x00,0x00, +0x0F,0xFF,0xA7,0xFF,0x80,0x00,0x00,0x00,0x1F,0xFF, +0x3F,0xFE,0x00,0x00,0x00,0x01,0xFF,0xF8,0xFF,0xF0, +0x00,0x00,0x00,0x0F,0xFF,0xC7,0xFF,0xC0,0x00,0x00, +0x00,0x7F,0xFE,0x3F,0xFE,0x00,0x00,0x00,0x07,0xFF, +0xF0,0xFF,0xF8,0x00,0x00,0x00,0x3F,0xFF,0x87,0xFF, +0xC0,0x00,0x00,0x03,0xFF,0xFC,0x3F,0xFF,0x00,0x00, +0x00,0x3F,0xFF,0xE0,0xFF,0xFC,0x00,0x00,0x03,0xFF, +0xFF,0x07,0xFF,0xF0,0x00,0x00,0x1F,0xFF,0xF8,0x1F, +0xFF,0xC0,0x00,0x03,0xFF,0xFF,0xC0,0x7F,0xFF,0x00, +0x00,0x3F,0xFF,0xFE,0x03,0xFF,0xFE,0x00,0x07,0xFF, +0xFF,0xF0,0x0F,0xFF,0xFE,0x01,0xFF,0xFF,0xFF,0xC0, +0x07,0xFF,0xFF,0xFF,0xFF,0xF7,0xFF,0x80,0x1F,0xFF, +0xFF,0xFF,0xFF,0x3F,0xFC,0x00,0x7F,0xFF,0xFF,0xFF, +0xF1,0xFF,0xE0,0x01,0xFF,0xFF,0xFF,0xFF,0x0F,0xFF, +0x00,0x03,0xFF,0xFF,0xFF,0xF0,0x7F,0xF8,0x00,0x0F, +0xFF,0xFF,0xFF,0x03,0xFF,0xC0,0x00,0x1F,0xFF,0xFF, +0xF0,0x1F,0xFE,0x00,0x00,0x3F,0xFF,0xFE,0x00,0xFF, +0xF0,0x00,0x00,0x7F,0xFF,0xC0,0x07,0xFF,0x80,0x00, +0x00,0x3F,0xF0,0x00,0x00,0x00,0x10,0x23,0x97,0xFD, +0x28,0x00,0x00,0x00,0x7F,0xF8,0x00,0x00,0x00,0x00, +0x00,0x03,0xFF,0xFF,0xE0,0x00,0x00,0x00,0x00,0x0F, +0xFF,0xFF,0xFE,0x00,0x00,0x00,0x00,0x1F,0xFF,0xFF, +0xFF,0xC0,0x00,0x00,0x00,0x3F,0xFF,0xFF,0xFF,0xF0, +0x00,0x00,0x00,0x3F,0xFF,0xFF,0xFF,0xFE,0x00,0x00, +0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0x80,0x00,0x00,0x7F, +0xFF,0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x7F,0xFF,0xFF, +0xFF,0xFF,0xF8,0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xFF, +0xFE,0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0xFF,0x80, +0x00,0x7F,0xFF,0xF8,0x01,0xFF,0xFF,0xE0,0x00,0x7F, +0xFF,0xC0,0x00,0x0F,0xFF,0xF8,0x00,0x3F,0xFF,0x80, +0x00,0x01,0xFF,0xFE,0x00,0x3F,0xFF,0x80,0x00,0x00, +0x3F,0xFF,0x00,0x1F,0xFF,0x00,0x00,0x00,0x0F,0xFF, +0xC0,0x1F,0xFF,0x00,0x00,0x00,0x03,0xFF,0xE0,0x0F, +0xFF,0x00,0x00,0x00,0x00,0xFF,0xF8,0x0F,0xFF,0x00, +0x00,0x00,0x00,0x3F,0xFC,0x07,0xFF,0x00,0x00,0x00, +0x00,0x0F,0xFF,0x07,0xFF,0x80,0x00,0x00,0x00,0x07, +0xFF,0x90,0x7F,0xF0,0x00,0x00,0x00,0x00,0x3F,0xF8, +0x7F,0xF8,0x00,0x00,0x00,0x00,0x1F,0xFE,0x97,0xFF, +0x00,0x00,0x00,0x00,0x00,0xFF,0xE3,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xF6,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFF,0xCF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0xFD,0x7F,0xF8,0x00,0x00,0x00,0x00,0x00,0x00, +0x3F,0xFE,0x00,0x00,0x00,0x00,0x00,0x00,0x25,0xFF, +0xE0,0x00,0x00,0x00,0x00,0x00,0x02,0x1F,0xFF,0x00, +0x00,0x00,0x00,0x00,0x00,0x0F,0xFF,0x80,0x00,0x00, +0x00,0x01,0xC0,0x03,0xFF,0xE0,0x00,0x00,0x00,0x01, +0xFF,0x81,0xFF,0xF0,0x00,0x00,0x00,0x00,0xFF,0xF0, +0xFF,0xFC,0x00,0x00,0x00,0x00,0xFF,0xF8,0x3F,0xFF, +0x00,0x00,0x00,0x00,0xFF,0xFC,0x1F,0xFF,0xC0,0x00, +0x00,0x00,0x7F,0xFC,0x07,0xFF,0xF0,0x00,0x00,0x00, +0x7F,0xFE,0x03,0xFF,0xFC,0x00,0x00,0x00,0x7F,0xFE, +0x00,0xFF,0xFF,0x00,0x00,0x00,0xFF,0xFF,0x00,0x7F, +0xFF,0xE0,0x00,0x00,0xFF,0xFF,0x00,0x1F,0xFF,0xFC, +0x00,0x01,0xFF,0xFF,0x80,0x07,0xFF,0xFF,0xC0,0x0F, +0xFF,0xFF,0x80,0x01,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0x80,0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0xFF,0x80,0x00, +0x1F,0xFF,0xFF,0xFF,0xFF,0xFF,0xC0,0x00,0x07,0xFF, +0xFF,0xFF,0xFF,0xFF,0x80,0x00,0x01,0xFF,0xFF,0xFF, +0xFF,0xFF,0x80,0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xFF, +0x80,0x00,0x00,0x0F,0xFF,0xFF,0xFF,0xFF,0x00,0x00, +0x00,0x01,0xFF,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00, +0x3F,0xFF,0xFF,0xFC,0x00,0x00,0x00,0x00,0x03,0xFF, +0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0x80, +0x00,0x00,0x00,0x0A,0x30,0x08,0x00,0x94,0x00,0x00, +0x03,0xFF,0xE0,0x00,0x00,0x1F,0xFF,0xFF,0x00,0x00, +0x3F,0xFF,0xFF,0x80,0x00,0x3F,0xFF,0xFF,0xC0,0x00, +0x3F,0xFF,0xFF,0xC0,0x00,0x3F,0xFF,0xFF,0xE0,0x00, +0x3F,0xFF,0xFF,0xF0,0x00,0x3F,0xFF,0xFF,0xFA,0x00, +0x07,0xFF,0xFF,0xFF,0x80,0x03,0xFF,0xFF,0xFF,0x80, +0x03,0xFF,0xFE,0x00,0x40,0x01,0xFF,0xFC,0x00,0x04, +0x00,0x1F,0xFF,0x00,0x00,0x68,0x01,0xFF,0xE0,0x00, +0x05,0x80,0x1F,0xFE,0x00,0x00,0x6F,0xFF,0xFF,0xFF, +0xFF,0x05,0x7F,0xFF,0xFF,0xFF,0xF0,0x68,0x01,0xFF, +0xE0,0x00,0x06,0x80,0x1F,0xFE,0x00,0x00,0x68,0x01, +0xFF,0xE0,0x00,0x06,0x80,0x1F,0xFE,0x00,0x00,0x68, +0x01,0xFF,0xE0,0x00,0x06,0x80,0x1F,0xFE,0x00,0x00, +0x68,0x01,0xFF,0xE0,0x00,0x06,0x80,0x1F,0xFE,0x00, +0x00,0x40,0x01,0xFF,0xE0,0x00,0x00,0x0F,0x30,0x97, +0x95,0x28,0x00,0x00,0x03,0xFF,0x00,0x00,0x00,0x00, +0x00,0x01,0xFF,0xFF,0x80,0x0F,0xFF,0x00,0x00,0x7F, +0xFF,0xFF,0x00,0x7F,0xF8,0x00,0x07,0xFF,0xFF,0xFE, +0x03,0xFF,0xC0,0x00,0xFF,0xFF,0xFF,0xF8,0x1F,0xFE, +0x00,0x0F,0xFF,0xFF,0xFF,0xE0,0xFF,0xF0,0x01,0xFF, +0xFF,0xFF,0xFF,0x87,0xFF,0x80,0x1F,0xFF,0xFF,0xFF, +0xFE,0x3F,0xFC,0x01,0xFF,0xFF,0xFF,0xFF,0xF9,0xFF, +0xE0,0x0F,0xFF,0xFF,0xFF,0xFF,0xEF,0xFF,0x00,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xF8,0x0F,0xFF,0xFE,0x01, +0xFF,0xFF,0xFF,0xC0,0xFF,0xFF,0xC0,0x01,0xFF,0xFF, +0xFE,0x07,0xFF,0xF8,0x00,0x03,0xFF,0xFF,0xF0,0x7F, +0xFF,0x00,0x00,0x07,0xFF,0xFF,0x83,0xFF,0xF0,0x00, +0x00,0x1F,0xFF,0xFC,0x3F,0xFF,0x00,0x00,0x00,0x7F, +0xFF,0xF0,0x3F,0xFE,0x00,0x00,0x00,0x3F,0xFF,0xE3, +0xFF,0xE0,0x00,0x00,0x00,0xFF,0xFF,0x83,0xFF,0xC0, +0x00,0x00,0x00,0x7F,0xFF,0x3F,0xFE,0x00,0x00,0x00, +0x01,0xFF,0xFC,0x3F,0xFC,0x00,0x00,0x00,0x01,0xFF, +0xF9,0xFF,0xE0,0x00,0x00,0x00,0x07,0xFF,0xF3,0xFF, +0xC0,0x00,0x00,0x00,0x07,0xFF,0xF3,0xFF,0xC0,0x00, +0x00,0x00,0x03,0xFF,0xF3,0xFF,0xC0,0x00,0x00,0x00, +0x07,0xFF,0xDF,0xFF,0x00,0x00,0x00,0x00,0x3F,0xFF, +0x2F,0xFF,0x00,0x00,0x00,0x00,0x7F,0xFE,0x7F,0xFC, +0x00,0x00,0x00,0x07,0xFF,0xF1,0xFF,0xE0,0x00,0x00, +0x00,0x3F,0xFF,0x8F,0xFF,0x80,0x00,0x00,0x03,0xFF, +0xFC,0x3F,0xFC,0x00,0x00,0x00,0x1F,0xFF,0xE1,0xFF, +0xF0,0x00,0x00,0x01,0xFF,0xFF,0x0F,0xFF,0xC0,0x00, +0x00,0x1F,0xFF,0xF8,0x3F,0xFF,0x00,0x00,0x01,0xFF, +0xFF,0xC1,0xFF,0xFC,0x00,0x00,0x1F,0xFF,0xFE,0x07, +0xFF,0xF8,0x00,0x01,0xFF,0xFF,0xF0,0x1F,0xFF,0xE0, +0x00,0x3F,0xFF,0xFF,0x80,0xFF,0xFF,0xE0,0x0F,0xFF, +0xFF,0xFC,0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xE0, +0x0F,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x3F,0xFF, +0xFF,0xFF,0xFF,0x7F,0xF8,0x00,0xFF,0xFF,0xFF,0xFF, +0xF3,0xFF,0xC0,0x03,0xFF,0xFF,0xFF,0xFF,0x1F,0xFE, +0x00,0x0F,0xFF,0xFF,0xFF,0xF0,0xFF,0xF0,0x00,0x3F, +0xFF,0xFF,0xFF,0x07,0xFF,0x00,0x00,0x7F,0xFF,0xFF, +0xE0,0x3F,0xF8,0x00,0x00,0xFF,0xFF,0xFE,0x01,0xFF, +0xC0,0x00,0x01,0xFF,0xFF,0x80,0x1F,0xFE,0x00,0x00, +0x00,0xFF,0xE0,0x00,0xFF,0xF5,0x00,0x00,0x00,0x00, +0x00,0x00,0xFF,0xF0,0xE0,0x00,0x00,0x00,0x00,0x07, +0xFF,0x87,0xFC,0x00,0x00,0x00,0x00,0x3F,0xF9,0x07, +0xFF,0x80,0x00,0x00,0x00,0x7F,0xF8,0x3F,0xFC,0x00, +0x00,0x00,0x07,0xFF,0xC1,0xFF,0xF0,0x00,0x00,0x00, +0x3F,0xFE,0x0F,0xFF,0x80,0x00,0x00,0x03,0xFF,0xE0, +0x7F,0xFE,0x00,0x00,0x00,0x3F,0xFF,0x01,0xFF,0xF8, +0x00,0x00,0x03,0xFF,0xF0,0x0F,0xFF,0xE0,0x00,0x00, +0x7F,0xFF,0x80,0x7F,0xFF,0xC0,0x00,0x0F,0xFF,0xF8, +0x01,0xFF,0xFF,0xC0,0x03,0xFF,0xFF,0xC0,0x07,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x3F,0xFF,0xFF,0xFF, +0xFF,0xFF,0xC0,0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFC, +0x00,0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0xC0,0x00,0x0F, +0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x00,0x3F,0xFF,0xFF, +0xFF,0xFF,0xC0,0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xF8, +0x00,0x00,0x01,0xFF,0xFF,0xFF,0xFF,0x00,0x00,0x00, +0x01,0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x00,0x03,0xFF, +0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0xFF,0xFC,0x00, +0x00,0x00,0x0E,0x2F,0xA4,0x01,0x2B,0x7F,0xFC,0x00, +0x00,0x00,0x00,0x00,0x37,0xFF,0xC0,0x00,0x00,0x00, +0x00,0x03,0x7F,0xFC,0x00,0x00,0x00,0x00,0x00,0x2B, +0xFF,0xC0,0x00,0x00,0x00,0x00,0x01,0xFF,0xE0,0x00, +0x3F,0xF8,0x00,0x00,0xFF,0xF0,0x00,0xFF,0xFF,0xC0, +0x00,0x7F,0xF8,0x03,0xFF,0xFF,0xFC,0x00,0x3F,0xFC, +0x03,0xFF,0xFF,0xFF,0x00,0x1F,0xFE,0x07,0xFF,0xFF, +0xFF,0xE0,0x0F,0xFF,0x07,0xFF,0xFF,0xFF,0xF8,0x07, +0xFF,0x87,0xFF,0xFF,0xFF,0xFE,0x03,0xFF,0xC7,0xFF, +0xFF,0xFF,0xFF,0x81,0xFF,0xE7,0xFF,0xFF,0xFF,0xFF, +0xE0,0xFF,0xF7,0xFF,0xFF,0xFF,0xFF,0xF8,0x7F,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFC,0x3F,0xFF,0xFF,0xF0,0x0F, +0xFF,0xFF,0x1F,0xFF,0xFF,0xC0,0x00,0xFF,0xFF,0x8F, +0xFF,0xFF,0x80,0x00,0x1F,0xFF,0xC7,0xFF,0xFF,0x00, +0x00,0x07,0xFF,0xF3,0xFF,0xFF,0x00,0x00,0x01,0xFF, +0xF9,0xFF,0xFF,0x00,0x00,0x00,0xFF,0xFC,0xFF,0xFF, +0x00,0x00,0x00,0x3F,0xFE,0x7F,0xFF,0x00,0x00,0x00, +0x0F,0xFF,0x4F,0xFF,0xE0,0x00,0x00,0x00,0xFF,0xFD, +0x7F,0xFC,0x00,0x00,0x00,0x07,0xFF,0xEF,0xFF,0x80, +0x00,0x00,0x00,0x7F,0xFE,0xFF,0xF8,0x00,0x00,0x00, +0x07,0xFF,0xEF,0xFF,0x80,0x00,0x00,0x00,0x7F,0xFE, +0xFF,0xF8,0x00,0x00,0x00,0x07,0xFF,0xEF,0xFF,0x80, +0x00,0x00,0x00,0x7F,0xFE,0xFF,0xF8,0x00,0x00,0x00, +0x07,0xFF,0xC7,0xFF,0x80,0x00,0x00,0x00,0x7F,0xF8, +0x03,0x2F,0xA4,0x00,0x7B,0x7F,0xFE,0xFF,0xFF,0x40, +0x03,0x40,0x03,0x7F,0xFF,0x7F,0xFF,0x7F,0xFF,0x7F, +0xFF,0x7F,0xFF,0x7F,0xFF,0x7F,0xFF,0x7F,0xFF,0x7F, +0xFF,0x3F,0xFC,0x06,0xFD,0x6B,0x94,0x7B,0x40,0x00, +0x7F,0xFD,0x80,0x00,0xFF,0xFD,0x00,0x00,0x00,0x1A, +0x00,0x00,0x00,0x34,0x00,0x07,0xFF,0xE8,0x00,0x0F, +0xFF,0xD0,0x00,0x1F,0xFF,0xA0,0x00,0x3F,0xFF,0x40, +0x00,0x7F,0xFE,0x80,0x00,0xFF,0xFD,0x00,0x01,0xFF, +0xFA,0x00,0x03,0xFF,0xF4,0x00,0x07,0xFF,0xE8,0x00, +0x0F,0xFF,0xC0,0x00,0x1F,0xFF,0x00,0x00,0x7F,0xFE, +0x80,0x00,0xFF,0xF0,0x00,0x1F,0xFF,0x00,0x03,0xFF, +0xF0,0xC0,0x7F,0xFE,0x41,0xFF,0xFF,0xFC,0x87,0xFF, +0xFF,0xF1,0x0F,0xFF,0xFF,0xC0,0xFF,0xFF,0xF8,0x1F, +0xFF,0xFF,0x01,0xFF,0xFF,0xC0,0x1F,0xFF,0xF0,0x00, +0x3F,0xF8,0x00,0x00,0x0E,0x6F,0xA4,0x01,0x0F,0x7F, +0xFC,0x00,0x00,0x00,0x00,0x00,0x1B,0xFF,0xE0,0x00, +0x00,0x00,0x00,0x00,0xDF,0xFF,0x00,0x00,0x00,0x00, +0x00,0x05,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x1F, +0xFE,0x00,0x00,0x00,0x7F,0xFF,0x87,0xFF,0x80,0x00, +0x00,0x7F,0xFF,0xC1,0xFF,0xE0,0x00,0x00,0x3F,0xFF, +0xE0,0x7F,0xF8,0x00,0x00,0x1F,0xFF,0xF0,0x1F,0xFE, +0x00,0x00,0x0F,0xFF,0xF8,0x07,0xFF,0x80,0x00,0x07, +0xFF,0xFC,0x01,0xFF,0xE0,0x00,0x03,0xFF,0xFE,0x00, +0x7F,0xF8,0x00,0x01,0xFF,0xFF,0x00,0x1F,0xFE,0x00, +0x00,0xFF,0xFF,0x80,0x07,0xFF,0x80,0x00,0x7F,0xFF, +0xC0,0x01,0xFF,0xE0,0x00,0x3F,0xFF,0xE0,0x00,0x7F, +0xF8,0x00,0x1F,0xFF,0xF0,0x00,0x1F,0xFE,0x00,0x0F, +0xFF,0xF8,0x00,0x07,0xFF,0x80,0x07,0xFF,0xFC,0x00, +0x01,0xFF,0xE0,0x03,0xFF,0xFE,0x00,0x00,0x7F,0xF8, +0x01,0xFF,0xFF,0x00,0x00,0x1F,0xFE,0x00,0xFF,0xFF, +0x80,0x00,0x07,0xFF,0x80,0x7F,0xFF,0xC0,0x00,0x01, +0xFF,0xE0,0x3F,0xFF,0xE0,0x00,0x00,0x7F,0xF8,0x1F, +0xFF,0xF0,0x00,0x00,0x1F,0xFE,0x0F,0xFF,0xF8,0x00, +0x00,0x07,0xFF,0x87,0xFF,0xFC,0x00,0x00,0x01,0xFF, +0xE3,0xFF,0xFE,0x00,0x00,0x00,0x7F,0xFB,0xFF,0xFE, +0x00,0x00,0x00,0x1F,0xFF,0xFF,0xFF,0x00,0x00,0x00, +0x07,0xFF,0xFF,0xFF,0x80,0x00,0x00,0x02,0x3F,0xFF, +0xFF,0xFE,0x00,0x00,0x00,0x0F,0xFF,0xFF,0xFF,0xC0, +0x00,0x00,0x04,0x7F,0xFF,0xFF,0xFF,0x00,0x00,0x00, +0x1F,0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x08,0xFF,0xFF, +0xFF,0xFF,0x80,0x00,0x00,0x3F,0xFF,0xFB,0xFF,0xF0, +0x00,0x00,0x0F,0xFF,0xFC,0xFF,0xFE,0x00,0x00,0x03, +0xFF,0xFE,0x1F,0xFF,0x80,0x00,0x00,0xFF,0xFF,0x03, +0xFF,0xF0,0x00,0x00,0x3F,0xFF,0x80,0xFF,0xFE,0x00, +0x00,0x0F,0xFF,0xC0,0x1F,0xFF,0x80,0x00,0x03,0xFF, +0xE0,0x03,0xFF,0xF0,0x00,0x00,0xFF,0xF0,0x00,0xFF, +0xFE,0x00,0x00,0x3F,0xFC,0x00,0x1F,0xFF,0x80,0x00, +0x0F,0xFF,0x00,0x03,0xFF,0xF0,0x00,0x03,0xFF,0xC0, +0x00,0xFF,0xFE,0x00,0x00,0xFF,0xF0,0x00,0x1F,0xFF, +0x80,0x00,0x3F,0xFC,0x00,0x03,0xFF,0xF0,0x00,0x0F, +0xFF,0x00,0x00,0xFF,0xFE,0x00,0x03,0xFF,0xC0,0x00, +0x1F,0xFF,0x80,0x00,0xFF,0xF0,0x00,0x03,0xFF,0xF0, +0x00,0x3F,0xFC,0x00,0x00,0xFF,0xFE,0x00,0x0F,0xFF, +0x00,0x00,0x1F,0xFF,0x80,0x03,0xFF,0xC0,0x00,0x03, +0xFF,0xF0,0x00,0xFF,0xF0,0x00,0x00,0xFF,0xFE,0x00, +0x3F,0xFC,0x00,0x00,0x1F,0xFF,0x80,0x0F,0xFF,0x00, +0x00,0x03,0xFF,0xF0,0x03,0xFF,0xC0,0x00,0x00,0xFF, +0xFE,0x00,0xFF,0xF0,0x00,0x00,0x1F,0xFF,0x80,0x3F, +0xFC,0x00,0x00,0x03,0xFF,0xF0,0x0F,0xFF,0x00,0x00, +0x00,0xFF,0xFE,0x03,0xFF,0xC0,0x00,0x00,0x1F,0xFF, +0x80,0xFF,0xF0,0x00,0x00,0x03,0xFF,0xF0,0x3F,0xFC, +0x00,0x00,0x00,0xFF,0xFE,0x0F,0xFF,0x00,0x00,0x00, +0x1F,0xFF,0x83,0xFF,0xC0,0x00,0x00,0x03,0xFF,0xF0, +0xFF,0xF0,0x00,0x00,0x00,0xFF,0xFE,0x3F,0xFC,0x00, +0x00,0x00,0x1F,0xFF,0x8F,0xFF,0x00,0x00,0x00,0x03, +0xFF,0xF3,0xFF,0xC0,0x00,0x00,0x00,0xFF,0xFE,0x03, +0x2F,0xA4,0x00,0x7B,0x7F,0xFF,0x7F,0xFF,0x7F,0xFF, +0x7F,0xFF,0x7F,0xFF,0x7F,0xFF,0x7F,0xFF,0x7F,0xFF, +0x7F,0xFF,0x7F,0xFF,0x7F,0xFF,0x7F,0xFF,0x7F,0xFE, +0xBF,0xFC,0x17,0xA3,0x24,0x01,0xC0,0x00,0x00,0x00, +0x3F,0xF0,0x00,0x00,0x00,0x3F,0xF8,0x00,0x03,0xFF, +0xC0,0x03,0xFF,0xFE,0x00,0x00,0x03,0xFF,0xFF,0x00, +0x07,0xFF,0x80,0x1F,0xFF,0xFF,0x00,0x00,0x1F,0xFF, +0xFF,0x80,0x0F,0xFF,0x00,0xFF,0xFF,0xFF,0x00,0x00, +0xFF,0xFF,0xFF,0xC0,0x1F,0xFE,0x07,0xFF,0xFF,0xFF, +0x80,0x07,0xFF,0xFF,0xFF,0xC0,0x3F,0xFC,0x1F,0xFF, +0xFF,0xFF,0x80,0x1F,0xFF,0xFF,0xFF,0xC0,0x7F,0xF8, +0x7F,0xFF,0xFF,0xFF,0x00,0x7F,0xFF,0xFF,0xFF,0xC0, +0xFF,0xF1,0xFF,0xFF,0xFF,0xFF,0x01,0xFF,0xFF,0xFF, +0xFF,0xC1,0xFF,0xE7,0xFF,0xFF,0xFF,0xFF,0x07,0xFF, +0xFF,0xFF,0xFF,0x83,0xFF,0xDF,0xFF,0xFF,0xFF,0xFE, +0x1F,0xFF,0xFF,0xFF,0xFF,0x87,0xFF,0xBF,0xFF,0xFF, +0xFF,0xFE,0x3F,0xFF,0xFF,0xFF,0xFF,0x0F,0xFF,0xFF, +0xF8,0x07,0xFF,0xFC,0xFF,0xF8,0x07,0xFF,0xFF,0x1F, +0xFF,0xFF,0x80,0x03,0xFF,0xFF,0xFF,0x80,0x01,0xFF, +0xFE,0x3F,0xFF,0xFC,0x00,0x01,0xFF,0xFF,0xFC,0x00, +0x01,0xFF,0xFE,0x7F,0xFF,0xE0,0x00,0x01,0xFF,0xFF, +0xF0,0x00,0x00,0xFF,0xFC,0xFF,0xFF,0x80,0x00,0x03, +0xFF,0xFF,0xC0,0x00,0x01,0xFF,0xF9,0xFF,0xFE,0x00, +0x00,0x03,0xFF,0xFF,0x00,0x00,0x01,0xFF,0xF3,0xFF, +0xF8,0x00,0x00,0x07,0xFF,0xFC,0x00,0x00,0x01,0xFF, +0xE7,0xFF,0xF0,0x00,0x00,0x07,0xFF,0xF0,0x00,0x00, +0x03,0xFF,0xCF,0xFF,0xC0,0x00,0x00,0x0F,0xFF,0xE0, +0x00,0x00,0x07,0xFF,0xDF,0xFF,0x80,0x00,0x00,0x1F, +0xFF,0x80,0x00,0x00,0x0F,0xFF,0xBF,0xFE,0x00,0x00, +0x00,0x3F,0xFF,0x00,0x00,0x00,0x1F,0xFF,0x8F,0xFF, +0x80,0x00,0x00,0x07,0xFF,0xC0,0x00,0x00,0x03,0xFF, +0xDF,0xFF,0x00,0x00,0x00,0x0F,0xFF,0x00,0x00,0x00, +0x07,0xFF,0xEF,0xFF,0x80,0x00,0x00,0x03,0xFF,0xC0, +0x00,0x00,0x01,0xFF,0xFB,0xFF,0xE0,0x00,0x00,0x00, +0xFF,0xF0,0x00,0x00,0x00,0x7F,0xFE,0xFF,0xF8,0x00, +0x00,0x00,0x3F,0xFC,0x00,0x00,0x00,0x1F,0xFF,0xBF, +0xFE,0x00,0x00,0x00,0x0F,0xFF,0x00,0x00,0x00,0x07, +0xFF,0xEF,0xFF,0x80,0x00,0x00,0x03,0xFF,0xC0,0x00, +0x00,0x01,0xFF,0xFB,0xFF,0xE0,0x00,0x00,0x00,0xFF, +0xF0,0x00,0x00,0x00,0x7F,0xFC,0xFF,0xF8,0x00,0x00, +0x00,0x3F,0xFC,0x00,0x00,0x00,0x1F,0xFE,0x0E,0x23, +0x24,0x01,0x28,0x00,0x00,0x00,0x1F,0xFC,0x00,0x00, +0xFF,0xF0,0x00,0xFF,0xFF,0xC0,0x00,0x7F,0xF8,0x03, +0xFF,0xFF,0xFC,0x00,0x3F,0xFC,0x03,0xFF,0xFF,0xFF, +0x80,0x1F,0xFE,0x07,0xFF,0xFF,0xFF,0xE0,0x0F,0xFF, +0x07,0xFF,0xFF,0xFF,0xFC,0x07,0xFF,0x87,0xFF,0xFF, +0xFF,0xFF,0x03,0xFF,0xC7,0xFF,0xFF,0xFF,0xFF,0x81, +0xFF,0xE7,0xFF,0xFF,0xFF,0xFF,0xE0,0xFF,0xF7,0xFF, +0xFF,0xFF,0xFF,0xF8,0x7F,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFC,0x3F,0xFF,0xFF,0xF0,0x0F,0xFF,0xFF,0x1F,0xFF, +0xFF,0x80,0x00,0xFF,0xFF,0x8F,0xFF,0xFF,0x00,0x00, +0x1F,0xFF,0xE7,0xFF,0xFF,0x00,0x00,0x07,0xFF,0xF3, +0xFF,0xFE,0x00,0x00,0x01,0xFF,0xF9,0xFF,0xFE,0x00, +0x00,0x00,0x7F,0xFC,0xFF,0xFF,0x00,0x00,0x00,0x3F, +0xFF,0x7F,0xFF,0x00,0x00,0x00,0x0F,0xFF,0xCF,0xFF, +0xE0,0x00,0x00,0x00,0xFF,0xFD,0x7F,0xFC,0x00,0x00, +0x00,0x07,0xFF,0xEF,0xFF,0x80,0x00,0x00,0x00,0x7F, +0xFE,0xFF,0xF8,0x00,0x00,0x00,0x07,0xFF,0xEF,0xFF, +0x80,0x00,0x00,0x00,0x7F,0xFE,0xFF,0xF8,0x00,0x00, +0x00,0x07,0xFF,0xEF,0xFF,0x80,0x00,0x00,0x00,0x7F, +0xFE,0xFF,0xF8,0x00,0x00,0x00,0x07,0xFF,0xC7,0xFF, +0x80,0x00,0x00,0x00,0x7F,0xF8,0x10,0x23,0x97,0xFD, +0x28,0x00,0x00,0x00,0x7F,0xF8,0x00,0x00,0x00,0x00, +0x00,0x07,0xFF,0xFF,0xC0,0x00,0x00,0x00,0x00,0x0F, +0xFF,0xFF,0xFC,0x00,0x00,0x00,0x00,0x1F,0xFF,0xFF, +0xFF,0x80,0x00,0x00,0x00,0x3F,0xFF,0xFF,0xFF,0xF0, +0x00,0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xFE,0x00,0x00, +0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0x80,0x00,0x00,0x7F, +0xFF,0xFF,0xFF,0xFF,0xE0,0x00,0x00,0xFF,0xFF,0xFF, +0xFF,0xFF,0xF8,0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFE,0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0xFF,0x80, +0x00,0x7F,0xFF,0xF8,0x01,0xFF,0xFF,0xE0,0x00,0x7F, +0xFF,0xE0,0x00,0x1F,0xFF,0xF8,0x00,0x7F,0xFF,0xC0, +0x00,0x03,0xFF,0xFC,0x00,0x3F,0xFF,0xC0,0x00,0x00, +0xFF,0xFF,0x00,0x3F,0xFF,0x80,0x00,0x00,0x1F,0xFF, +0xC0,0x1F,0xFF,0x80,0x00,0x00,0x07,0xFF,0xE1,0x03, +0xFF,0xF0,0x00,0x00,0x00,0x3F,0xFF,0x03,0xFF,0xF0, +0x00,0x00,0x00,0x0F,0xFF,0xC8,0x3F,0xFE,0x00,0x00, +0x00,0x00,0x7F,0xFC,0x1F,0xFE,0x00,0x00,0x00,0x00, +0x1F,0xFE,0x43,0xFF,0xE0,0x00,0x00,0x00,0x01,0xFF, +0xF4,0x3F,0xFC,0x00,0x00,0x00,0x00,0x0F,0xFF,0x1F, +0xFE,0x00,0x00,0x00,0x00,0x07,0xFF,0xDF,0xFF,0x00, +0x00,0x00,0x00,0x03,0xFF,0xFB,0xFF,0xE0,0x00,0x00, +0x00,0x00,0x1F,0xFF,0x9F,0xFE,0x00,0x00,0x00,0x00, +0x01,0xFF,0xEF,0xFF,0x80,0x00,0x00,0x00,0x01,0xFF, +0xF9,0x7F,0xF8,0x00,0x00,0x00,0x00,0x1F,0xFE,0x3F, +0xFC,0x00,0x00,0x00,0x00,0x1F,0xFF,0x1F,0xFF,0x00, +0x00,0x00,0x00,0x0F,0xFF,0x87,0xFF,0x80,0x00,0x00, +0x00,0x07,0xFF,0xD0,0x7F,0xFC,0x00,0x00,0x00,0x00, +0xFF,0xF8,0x3F,0xFF,0x00,0x00,0x00,0x00,0xFF,0xFC, +0x81,0xFF,0xF8,0x00,0x00,0x00,0x1F,0xFF,0x80,0x7F, +0xFE,0x00,0x00,0x00,0x1F,0xFF,0x80,0x3F,0xFF,0x80, +0x00,0x00,0x1F,0xFF,0xC0,0x0F,0xFF,0xF0,0x00,0x00, +0x3F,0xFF,0xC0,0x07,0xFF,0xFC,0x00,0x00,0x3F,0xFF, +0xE0,0x01,0xFF,0xFF,0x80,0x00,0x7F,0xFF,0xE0,0x00, +0x7F,0xFF,0xF8,0x01,0xFF,0xFF,0xE0,0x20,0x03,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFC,0x00,0x00,0xFF,0xFF,0xFF, +0xFF,0xFF,0xFC,0x00,0x00,0x1F,0xFF,0xFF,0xFF,0xFF, +0xF8,0x00,0x00,0x07,0xFF,0xFF,0xFF,0xFF,0xF8,0x00, +0x00,0x01,0xFF,0xFF,0xFF,0xFF,0xF8,0x00,0x00,0x00, +0x3F,0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x00,0x0F,0xFF, +0xFF,0xFF,0xE0,0x00,0x00,0x00,0x01,0xFF,0xFF,0xFF, +0xC0,0x00,0x00,0x00,0x00,0x1F,0xFF,0xFF,0x00,0x00, +0x00,0x00,0x00,0x00,0x7F,0xF8,0x00,0x00,0x00,0x0F, +0x30,0x27,0x99,0x28,0x00,0x00,0x00,0x3F,0xF0,0x00, +0x00,0x0F,0xFF,0x00,0x1F,0xFF,0xF8,0x00,0x00,0x7F, +0xF8,0x03,0xFF,0xFF,0xF0,0x00,0x03,0xFF,0xC0,0x3F, +0xFF,0xFF,0xE0,0x00,0x1F,0xFE,0x07,0xFF,0xFF,0xFF, +0xC0,0x00,0xFF,0xF0,0x7F,0xFF,0xFF,0xFF,0x00,0x07, +0xFF,0x87,0xFF,0xFF,0xFF,0xFC,0x00,0x3F,0xFC,0x7F, +0xFF,0xFF,0xFF,0xF0,0x01,0xFF,0xE3,0xFF,0xFF,0xFF, +0xFF,0xC0,0x0F,0xFF,0x3F,0xFF,0xFF,0xFF,0xFF,0x00, +0x7F,0xFB,0xFF,0xFF,0xFF,0xFF,0xFC,0x03,0xFF,0xFF, +0xFF,0x00,0xFF,0xFF,0xF0,0x1F,0xFF,0xFF,0xE0,0x00, +0xFF,0xFF,0x80,0xFF,0xFF,0xFC,0x00,0x01,0xFF,0xFE, +0x07,0xFF,0xFF,0xC0,0x00,0x07,0xFF,0xF0,0x3F,0xFF, +0xF8,0x00,0x00,0x1F,0xFF,0xC1,0xFF,0xFF,0x80,0x00, +0x00,0x7F,0xFE,0x0F,0xFF,0xF8,0x00,0x00,0x01,0xFF, +0xF8,0x7F,0xFF,0xC0,0x00,0x00,0x07,0xFF,0xC3,0xFF, +0xFC,0x00,0x00,0x00,0x3F,0xFE,0x1F,0xFF,0xC0,0x00, +0x00,0x00,0xFF,0xF8,0xFF,0xFE,0x00,0x00,0x00,0x03, +0xFF,0xC7,0xFF,0xE0,0x00,0x00,0x00,0x1F,0xFE,0x3F, +0xFF,0x00,0x00,0x00,0x00,0xFF,0xF9,0xFF,0xF8,0x00, +0x00,0x00,0x03,0xFF,0xD3,0xFF,0xF0,0x00,0x00,0x00, +0x03,0xFF,0xCF,0xFF,0x80,0x00,0x00,0x00,0x1F,0xFF, +0xDF,0xFF,0x00,0x00,0x00,0x00,0x0F,0xFF,0xCF,0xFF, +0x00,0x00,0x00,0x00,0x0F,0xFF,0x7F,0xF8,0x00,0x00, +0x00,0x00,0xFF,0xF5,0x7F,0xFC,0x00,0x00,0x00,0x00, +0xFF,0xF4,0x7F,0xFE,0x00,0x00,0x00,0x01,0xFF,0xE3, +0xFF,0xF0,0x00,0x00,0x00,0x1F,0xFF,0x1F,0xFF,0xC0, +0x00,0x00,0x00,0xFF,0xF8,0xFF,0xFE,0x00,0x00,0x00, +0x0F,0xFF,0x87,0xFF,0xF8,0x00,0x00,0x00,0x7F,0xFC, +0x3F,0xFF,0xE0,0x00,0x00,0x07,0xFF,0xC1,0xFF,0xFF, +0x00,0x00,0x00,0x7F,0xFE,0x0F,0xFF,0xFC,0x00,0x00, +0x07,0xFF,0xE0,0x7F,0xFF,0xF8,0x00,0x00,0x7F,0xFF, +0x03,0xFF,0xFF,0xE0,0x00,0x07,0xFF,0xF0,0x1F,0xFF, +0xFF,0xC0,0x00,0xFF,0xFF,0x80,0xFF,0xFF,0xFF,0xC0, +0x3F,0xFF,0xF8,0x07,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF, +0x80,0x3F,0xFF,0xFF,0xFF,0xFF,0xFF,0xF8,0x01,0xFF, +0xEF,0xFF,0xFF,0xFF,0xFF,0x80,0x0F,0xFF,0x3F,0xFF, +0xFF,0xFF,0xF8,0x00,0x7F,0xF8,0xFF,0xFF,0xFF,0xFF, +0x80,0x03,0xFF,0xC3,0xFF,0xFF,0xFF,0xF8,0x00,0x1F, +0xFE,0x0F,0xFF,0xFF,0xFF,0x00,0x00,0xFF,0xF0,0x3F, +0xFF,0xFF,0xF0,0x00,0x07,0xFF,0x80,0x7F,0xFF,0xFE, +0x00,0x00,0x3F,0xFC,0x00,0xFF,0xFF,0x80,0x00,0x01, +0xFF,0xE0,0x00,0xFF,0xC0,0x00,0x00,0x1B,0xFF,0xE0, +0x00,0x00,0x00,0x00,0x00,0x1B,0xFF,0xE0,0x00,0x00, +0x00,0x00,0x00,0x1B,0xFF,0xE0,0x00,0x00,0x00,0x00, +0x00,0x15,0xFF,0xE0,0x00,0x00,0x00,0x00,0x00,0x00, +0x0F,0x30,0x17,0x99,0x28,0x00,0x00,0x03,0xFF,0x00, +0x00,0x00,0x00,0x00,0x01,0xFF,0xFF,0x00,0x0F,0xFF, +0x00,0x00,0x3F,0xFF,0xFE,0x00,0x7F,0xF8,0x00,0x07, +0xFF,0xFF,0xFC,0x03,0xFF,0xC0,0x00,0xFF,0xFF,0xFF, +0xF0,0x1F,0xFE,0x00,0x0F,0xFF,0xFF,0xFF,0xC0,0xFF, +0xF0,0x01,0xFF,0xFF,0xFF,0xFF,0x07,0xFF,0x80,0x1F, +0xFF,0xFF,0xFF,0xFC,0x3F,0xFC,0x01,0xFF,0xFF,0xFF, +0xFF,0xF1,0xFF,0xF0,0x03,0xFF,0xFF,0xFF,0xFF,0xF9, +0xFF,0xE0,0x3F,0xFF,0xF8,0x07,0xFF,0xEF,0xFF,0x03, +0xFF,0xFF,0x00,0x07,0xFF,0xFF,0xF8,0x1F,0xFF,0xE0, +0x00,0x0F,0xFF,0xFF,0xC1,0xFF,0xFC,0x00,0x00,0x3F, +0xFF,0xFE,0x0F,0xFF,0xC0,0x00,0x00,0xFF,0xFF,0xF0, +0xFF,0xFC,0x00,0x00,0x03,0xFF,0xFF,0x87,0xFF,0xC0, +0x00,0x00,0x0F,0xFF,0xFC,0x7F,0xFE,0x00,0x00,0x00, +0x3F,0xFF,0xF0,0x7F,0xFC,0x00,0x00,0x00,0x1F,0xFF, +0xF0,0xFF,0xF8,0x00,0x00,0x00,0x0F,0xFF,0xF2,0xFF, +0xF0,0x00,0x00,0x00,0x07,0xFF,0xEF,0xFF,0x80,0x00, +0x00,0x00,0x1F,0xFF,0xBF,0xFF,0x00,0x00,0x00,0x00, +0x1F,0xFF,0xDF,0xFF,0x00,0x00,0x00,0x00,0x0F,0xFF, +0x8F,0xFF,0x00,0x00,0x00,0x00,0x0F,0xFF,0x9F,0xFF, +0x00,0x00,0x00,0x00,0x1F,0xFF,0x87,0xFF,0x80,0x00, +0x00,0x00,0x1F,0xFF,0x87,0xFF,0x80,0x00,0x00,0x00, +0x3F,0xFF,0x3F,0xFE,0x00,0x00,0x00,0x01,0xFF,0xF8, +0xFF,0xF0,0x00,0x00,0x00,0x1F,0xFF,0xC7,0xFF,0xC0, +0x00,0x00,0x00,0xFF,0xFE,0x3F,0xFE,0x00,0x00,0x00, +0x0F,0xFF,0xF0,0xFF,0xF8,0x00,0x00,0x00,0x7F,0xFF, +0x87,0xFF,0xE0,0x00,0x00,0x07,0xFF,0xFC,0x1F,0xFF, +0x80,0x00,0x00,0x7F,0xFF,0xE0,0xFF,0xFE,0x00,0x00, +0x07,0xFF,0xFF,0x03,0xFF,0xF8,0x00,0x00,0x7F,0xFF, +0xF8,0x0F,0xFF,0xE0,0x00,0x07,0xFF,0xFF,0xC0,0x7F, +0xFF,0xC0,0x00,0xFF,0xFF,0xFE,0x01,0xFF,0xFF,0xC0, +0x3F,0xFF,0xFF,0xF0,0x07,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFF,0x80,0x1F,0xFF,0xFF,0xFF,0xFF,0xBF,0xFC,0x00, +0x7F,0xFF,0xFF,0xFF,0xFD,0xFF,0xE0,0x01,0xFF,0xFF, +0xFF,0xFF,0xCF,0xFF,0x00,0x07,0xFF,0xFF,0xFF,0xFC, +0x7F,0xF8,0x00,0x1F,0xFF,0xFF,0xFF,0xC3,0xFF,0xC0, +0x00,0x7F,0xFF,0xFF,0xFC,0x1F,0xFE,0x00,0x00,0xFF, +0xFF,0xFF,0x80,0xFF,0xF0,0x00,0x01,0xFF,0xFF,0xF0, +0x07,0xFF,0x80,0x00,0x01,0xFF,0xFE,0x00,0x3F,0xFC, +0x00,0x00,0x01,0xFF,0x80,0x01,0xFF,0xFA,0x00,0x00, +0x00,0x00,0x00,0x01,0xFF,0xFA,0x00,0x00,0x00,0x00, +0x00,0x01,0xFF,0xFA,0x00,0x00,0x00,0x00,0x00,0x01, +0xFF,0xF4,0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xE0, +0x09,0x63,0x24,0x00,0xB0,0x00,0x00,0x0F,0xF8,0x07, +0xFE,0x00,0xFF,0xFC,0x1F,0xF8,0x0F,0xFF,0xFE,0x7F, +0xE0,0x7F,0xFF,0xFD,0xFF,0x83,0xFF,0xFF,0xE7,0xFE, +0x1F,0xFF,0xFF,0x9F,0xF8,0xFF,0xFF,0xFE,0x8F,0xFC, +0xFF,0xFF,0xFE,0x3F,0xF7,0xFF,0xFF,0xF8,0xFF,0xFF, +0xFF,0xFF,0xC3,0xFF,0xFF,0xF0,0x3F,0x0F,0xFF,0xFE, +0x00,0x18,0x3F,0xFF,0xF0,0x00,0x20,0xFF,0xFF,0x80, +0x00,0x03,0xFF,0xFC,0x00,0x00,0x11,0xFF,0xFC,0x00, +0x00,0x09,0xFF,0xFC,0x00,0x00,0x05,0xFF,0xFC,0x00, +0x00,0x03,0x7F,0xFC,0x00,0x00,0x01,0xBF,0xFE,0x00, +0x00,0x00,0xDF,0xFF,0x00,0x00,0x00,0x6F,0xFF,0x80, +0x00,0x00,0x37,0xFF,0xC0,0x00,0x00,0x1B,0xFF,0xE0, +0x00,0x00,0x08,0xFF,0xF0,0x00,0x00,0x00,0x0E,0x63, +0x97,0xFD,0x0C,0x00,0x00,0x0F,0xFF,0x00,0x00,0x00, +0x00,0x00,0x7F,0xFF,0xFE,0x00,0x00,0x00,0x00,0x7F, +0xFF,0xFF,0xF0,0x00,0x00,0x00,0x7F,0xFF,0xFF,0xFF, +0x00,0x00,0x00,0x7F,0xFF,0xFF,0xFF,0xE0,0x00,0x00, +0x3F,0xFF,0xFF,0xFF,0xFE,0x00,0x00,0x1F,0xFF,0xFF, +0xFF,0xFF,0xC0,0x00,0x0F,0xFF,0xFF,0xFF,0xFF,0xF8, +0x00,0x07,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x03,0xFF, +0xFF,0xFF,0xFF,0xFF,0xC0,0x01,0xFF,0xFF,0xFF,0xFF, +0xFF,0xF8,0x00,0x7F,0xFF,0xE0,0x07,0xFF,0xFF,0x00, +0x3F,0xFF,0xC0,0x00,0x3F,0xFF,0xC0,0x0F,0xFF,0xC0, +0x00,0x07,0xFF,0xF0,0x03,0xFF,0xE0,0x00,0x00,0x7F, +0xFE,0x01,0xFF,0xF0,0x00,0x00,0x1F,0xFF,0x80,0x7F, +0xF8,0x00,0x00,0x03,0xFF,0xE0,0x93,0xFF,0xC0,0x00, +0x00,0x0F,0xFF,0x80,0xFF,0xF0,0x00,0x00,0x01,0xFF, +0x00,0x3F,0xFE,0x00,0x00,0x00,0x70,0x00,0x0F,0xFF, +0x80,0x00,0x00,0x00,0x00,0x03,0xFF,0xF8,0x00,0x00, +0x00,0x00,0x00,0x7F,0xFF,0x00,0x00,0x00,0x00,0x00, +0x1F,0xFF,0xF8,0x00,0x00,0x00,0x00,0x07,0xFF,0xFF, +0xE0,0x00,0x00,0x00,0x00,0xFF,0xFF,0xFF,0x00,0x00, +0x00,0x00,0x3F,0xFF,0xFF,0xFC,0x00,0x00,0x00,0x07, +0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x01,0xFF,0xFF,0xFF, +0xFF,0x00,0x00,0x00,0x3F,0xFF,0xFF,0xFF,0xF8,0x00, +0x00,0x07,0xFF,0xFF,0xFF,0xFF,0xC0,0x00,0x00,0xFF, +0xFF,0xFF,0xFF,0xFC,0x00,0x00,0x0F,0xFF,0xFF,0xFF, +0xFF,0xC0,0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xFC,0x00, +0x00,0x0F,0xFF,0xFF,0xFF,0xFF,0x80,0x00,0x00,0xFF, +0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x07,0xFF,0xFF,0xFF, +0xFE,0x00,0x00,0x00,0x3F,0xFF,0xFF,0xFF,0xC0,0x00, +0x00,0x00,0xFF,0xFF,0xFF,0xF8,0x00,0x00,0x00,0x07, +0xFF,0xFF,0xFE,0x00,0x00,0x00,0x00,0x1F,0xFF,0xFF, +0xC0,0x00,0x00,0x00,0x00,0x7F,0xFF,0xF0,0x00,0x00, +0x00,0x00,0x03,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00, +0x3F,0xFF,0x80,0x00,0x00,0x00,0x00,0x07,0xFF,0xE0, +0x07,0x00,0x00,0x00,0x00,0xFF,0xF8,0x7F,0xC0,0x00, +0x00,0x00,0x1F,0xFF,0x1F,0xFF,0x00,0x00,0x00,0x00, +0xFF,0xF3,0xFF,0xC0,0x00,0x00,0x00,0x3F,0xFC,0xFF, +0xF8,0x00,0x00,0x00,0x0F,0xFF,0x3F,0xFE,0x00,0x00, +0x00,0x07,0xFF,0xCF,0xFF,0xC0,0x00,0x00,0x01,0xFF, +0xE1,0xFF,0xF8,0x00,0x00,0x00,0xFF,0xF8,0x7F,0xFF, +0x00,0x00,0x00,0x7F,0xFE,0x0F,0xFF,0xF0,0x00,0x00, +0x3F,0xFF,0x03,0xFF,0xFF,0x00,0x00,0x3F,0xFF,0xC0, +0x7F,0xFF,0xF8,0x00,0xFF,0xFF,0xE0,0x1F,0xFF,0xFF, +0xFF,0xFF,0xFF,0xF0,0x03,0xFF,0xFF,0xFF,0xFF,0xFF, +0xFC,0x00,0x7F,0xFF,0xFF,0xFF,0xFF,0xFE,0x00,0x0F, +0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x01,0xFF,0xFF,0xFF, +0xFF,0xFF,0x80,0x00,0x3F,0xFF,0xFF,0xFF,0xFF,0xC0, +0x00,0x07,0xFF,0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x7F, +0xFF,0xFF,0xFF,0xC0,0x00,0x00,0x07,0xFF,0xFF,0xFF, +0xC0,0x00,0x00,0x00,0x3F,0xFF,0xFF,0x80,0x00,0x00, +0x00,0x00,0x7F,0xFE,0x00,0x00,0x00,0x08,0xAF,0x0B, +0xFC,0x94,0x00,0x00,0x10,0x00,0x00,0x00,0x0E,0x00, +0x00,0x00,0x03,0xC0,0x00,0x00,0x01,0xF8,0x00,0x00, +0x00,0xFF,0x00,0x00,0x00,0x7F,0xE0,0x00,0x00,0x1F, +0xFC,0x00,0x1A,0x00,0xFF,0xF0,0x00,0x68,0x03,0xFF, +0xC0,0x01,0x20,0x0F,0xFF,0x00,0x06,0xFF,0xFF,0xFF, +0xFF,0x95,0xFF,0xFF,0xFF,0xFE,0x68,0x03,0xFF,0xC0, +0x01,0xA0,0x0F,0xFF,0x00,0x06,0x80,0x3F,0xFC,0x00, +0x1A,0x00,0xFF,0xF0,0x00,0x68,0x03,0xFF,0xC0,0x01, +0xA0,0x0F,0xFF,0x00,0x04,0x80,0x3F,0xFC,0x00,0x00, +0x07,0xFF,0xC0,0x00,0x00,0xFF,0xFC,0x00,0x00,0x1F, +0xFF,0xC0,0x08,0x00,0x3F,0xFF,0xFF,0x20,0x00,0xFF, +0xFF,0xFE,0x80,0x01,0xFF,0xFF,0xF8,0x00,0x1F,0xFF, +0xFF,0x00,0x01,0xFF,0xFF,0xF0,0x00,0x1F,0xFF,0xFE, +0x00,0x00,0xFF,0xFF,0xC0,0x00,0x03,0xFF,0xC0,0x0E, +0x23,0x27,0xFD,0x2B,0x7F,0xFC,0x00,0x00,0x00,0x03, +0xFF,0xF7,0xFF,0xC0,0x00,0x00,0x00,0x3F,0xFF,0x7F, +0xFC,0x00,0x00,0x00,0x03,0xFF,0xF7,0xFF,0xC0,0x00, +0x00,0x00,0x3F,0xFF,0x7F,0xFC,0x00,0x00,0x00,0x03, +0xFF,0xF7,0xFF,0xC0,0x00,0x00,0x00,0x3F,0xFE,0x3F, +0xFC,0x00,0x00,0x00,0x03,0xFF,0xEB,0xFF,0xC0,0x00, +0x00,0x00,0x7F,0xFE,0x3F,0xFE,0x00,0x00,0x00,0x0F, +0xFF,0xE3,0xFF,0xE0,0x00,0x00,0x01,0xFF,0xFC,0xFF, +0xF8,0x00,0x00,0x01,0xFF,0xFE,0x7F,0xFC,0x00,0x00, +0x01,0xFF,0xFF,0x3F,0xFF,0x00,0x00,0x01,0xFF,0xFF, +0x9F,0xFF,0xC0,0x00,0x01,0xFF,0xFF,0xC7,0xFF,0xF0, +0x00,0x03,0xFF,0xFF,0xE3,0xFF,0xFE,0x00,0x07,0xFF, +0xFF,0xF1,0xFF,0xFF,0xE0,0x1F,0xFF,0x7F,0xF8,0x7F, +0xFF,0xFF,0xFF,0xFF,0xBF,0xFC,0x3F,0xFF,0xFF,0xFF, +0xFF,0x9F,0xFE,0x0F,0xFF,0xFF,0xFF,0xFF,0x8F,0xFF, +0x03,0xFF,0xFF,0xFF,0xFF,0x87,0xFF,0x80,0xFF,0xFF, +0xFF,0xFF,0x83,0xFF,0xC0,0x3F,0xFF,0xFF,0xFF,0x81, +0xFF,0xE0,0x0F,0xFF,0xFF,0xFF,0x80,0xFF,0xF0,0x03, +0xFF,0xFF,0xFF,0x00,0x7F,0xF8,0x00,0x7F,0xFF,0xFF, +0x00,0x3F,0xFC,0x00,0x07,0xFF,0xFC,0x00,0x1F,0xFE, +0x00,0x00,0x3F,0xF0,0x00,0x00,0x00,0x0F,0xE2,0x88, +0x01,0x0D,0xFF,0xF0,0x00,0x00,0x00,0x00,0x7F,0xFC, +0xFF,0xF0,0x00,0x00,0x00,0x00,0x7F,0xFE,0x1F,0xFF, +0x00,0x00,0x00,0x00,0x1F,0xFF,0x0F,0xFF,0x00,0x00, +0x00,0x00,0x1F,0xFE,0x41,0xFF,0xF0,0x00,0x00,0x00, +0x07,0xFF,0xC0,0xFF,0xF0,0x00,0x00,0x00,0x07,0xFF, +0x88,0x1F,0xFF,0x00,0x00,0x00,0x01,0xFF,0xF0,0x0F, +0xFF,0x00,0x00,0x00,0x01,0xFF,0xE0,0x0F,0xFF,0x80, +0x00,0x00,0x03,0xFF,0xE0,0x07,0xFF,0x80,0x00,0x00, +0x03,0xFF,0xE0,0x07,0xFF,0x80,0x00,0x00,0x03,0xFF, +0xC0,0x07,0xFF,0xC0,0x00,0x00,0x07,0xFF,0xC0,0x03, +0xFF,0xC0,0x00,0x00,0x07,0xFF,0xC0,0x03,0xFF,0xC0, +0x00,0x00,0x07,0xFF,0x80,0x03,0xFF,0xE0,0x00,0x00, +0x0F,0xFF,0x80,0x01,0xFF,0xE0,0x00,0x00,0x0F,0xFF, +0x80,0x01,0xFF,0xF0,0x00,0x00,0x0F,0xFF,0x00,0x01, +0xFF,0xF0,0x00,0x00,0x1F,0xFF,0x00,0x00,0xFF,0xF0, +0x00,0x00,0x1F,0xFF,0x00,0x00,0xFF,0xF8,0x00,0x00, +0x1F,0xFE,0x01,0x00,0x0F,0xFF,0x00,0x00,0x07,0xFF, +0xC0,0x00,0x0F,0xFF,0x80,0x00,0x07,0xFF,0x80,0x20, +0x00,0xFF,0xF0,0x00,0x01,0xFF,0xF0,0x00,0x00,0xFF, +0xF8,0x00,0x03,0xFF,0xE0,0x04,0x00,0x0F,0xFF,0x00, +0x00,0x7F,0xFC,0x00,0x00,0x0F,0xFF,0x80,0x00,0xFF, +0xF8,0x00,0x80,0x00,0xFF,0xF0,0x00,0x1F,0xFF,0x00, +0x12,0x00,0x0F,0xFF,0x00,0x07,0xFF,0xC0,0x02,0x00, +0x00,0xFF,0xF0,0x01,0xFF,0xF0,0x00,0x00,0x00,0xFF, +0xF0,0x01,0xFF,0xE0,0x00,0x40,0x00,0x0F,0xFF,0x00, +0x7F,0xFC,0x00,0x00,0x00,0x0F,0xFF,0x00,0x7F,0xF8, +0x00,0x08,0x00,0x00,0xFF,0xF0,0x1F,0xFF,0x00,0x00, +0x00,0x00,0xFF,0xF0,0x1F,0xFE,0x00,0x01,0x00,0x00, +0x0F,0xFF,0x07,0xFF,0xC0,0x00,0x00,0x00,0x07,0xFF, +0x07,0xFF,0x80,0x00,0x20,0x00,0x00,0xFF,0xF1,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x7F,0xF1,0xFF,0xE0,0x00, +0x04,0x00,0x00,0x0F,0xFF,0x7F,0xFC,0x00,0x00,0x00, +0x00,0x07,0xFF,0x7F,0xF8,0x00,0x00,0x80,0x00,0x00, +0xFF,0xFF,0xFF,0x00,0x00,0x10,0x00,0x00,0x0F,0xFF, +0xFF,0xC0,0x00,0x00,0x00,0x00,0x07,0xFF,0xFF,0xC0, +0x00,0x02,0x00,0x00,0x00,0xFF,0xFF,0xF0,0x00,0x00, +0x00,0x00,0x00,0x7F,0xFF,0xF0,0x00,0x00,0x40,0x00, +0x00,0x0F,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x07, +0xFF,0xFC,0x00,0x00,0x08,0x00,0x00,0x00,0xFF,0xFF, +0x00,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0x00,0x00, +0x00,0x17,0xE2,0x80,0x01,0x7E,0x3F,0xFC,0x00,0x00, +0x00,0x1F,0xFF,0x00,0x00,0x00,0x07,0xFF,0xBF,0xFE, +0x00,0x00,0x00,0x1F,0xFF,0x80,0x00,0x00,0x0F,0xFF, +0xC3,0xFF,0xC0,0x00,0x00,0x07,0xFF,0xF0,0x00,0x00, +0x01,0xFF,0xE3,0xFF,0xE0,0x00,0x00,0x07,0xFF,0xF0, +0x00,0x00,0x03,0xFF,0xE8,0x3F,0xFC,0x00,0x00,0x01, +0xFF,0xFF,0x00,0x00,0x00,0x7F,0xF8,0x3F,0xFC,0x00, +0x00,0x01,0xFF,0xFF,0x00,0x00,0x00,0xFF,0xF8,0x3F, +0xFE,0x00,0x00,0x01,0xFF,0xFF,0x00,0x00,0x00,0xFF, +0xF9,0x03,0xFF,0xC0,0x00,0x00,0x7F,0xFF,0xF0,0x00, +0x00,0x1F,0xFE,0x03,0xFF,0xE0,0x00,0x00,0x7F,0xFF, +0xF0,0x00,0x00,0x3F,0xFE,0x01,0xFF,0xE0,0x00,0x00, +0x7F,0xFF,0xF0,0x00,0x00,0x3F,0xFC,0x01,0xFF,0xE0, +0x00,0x00,0xFF,0xFF,0xF8,0x00,0x00,0x3F,0xFC,0x01, +0xFF,0xF0,0x00,0x00,0xFF,0xFF,0xF8,0x00,0x00,0x7F, +0xFC,0x00,0xFF,0xF0,0x00,0x00,0xFF,0xDF,0xF8,0x00, +0x00,0x7F,0xF8,0x00,0xFF,0xF0,0x00,0x00,0xFF,0xDF, +0xFC,0x00,0x00,0x7F,0xF8,0x00,0xFF,0xF0,0x00,0x01, +0xFF,0xDF,0xFC,0x00,0x00,0x7F,0xF8,0x00,0x7F,0xF8, +0x00,0x01,0xFF,0xDF,0xFC,0x00,0x00,0xFF,0xF0,0x00, +0x7F,0xF8,0x00,0x01,0xFF,0x8F,0xFC,0x00,0x00,0xFF, +0xF0,0x00,0x7F,0xF8,0x00,0x01,0xFF,0x8F,0xFE,0x00, +0x00,0xFF,0xF0,0x20,0x07,0xFF,0x80,0x00,0x7F,0xF1, +0xFF,0xC0,0x00,0x3F,0xFC,0x00,0x07,0xFF,0x80,0x00, +0x7F,0xE0,0xFF,0xC0,0x00,0x3F,0xFC,0x00,0x07,0xFF, +0x80,0x00,0x7F,0xE0,0xFF,0xE0,0x00,0x7F,0xF8,0x04, +0x00,0x7F,0xF8,0x00,0x1F,0xFC,0x1F,0xFC,0x00,0x0F, +0xFF,0x00,0x00,0x7F,0xF8,0x00,0x1F,0xF8,0x0F,0xFC, +0x00,0x0F,0xFF,0x00,0x00,0x3F,0xFC,0x00,0x1F,0xF8, +0x0F,0xFE,0x00,0x1F,0xFE,0x00,0x80,0x07,0xFF,0x80, +0x07,0xFF,0x01,0xFF,0xC0,0x03,0xFF,0xC0,0x00,0x03, +0xFF,0xC0,0x07,0xFE,0x00,0xFF,0xC0,0x07,0xFF,0x80, +0x10,0x00,0x7F,0xF8,0x01,0xFF,0xC0,0x1F,0xFC,0x00, +0xFF,0xF0,0x00,0x00,0x3F,0xF8,0x01,0xFF,0xC0,0x1F, +0xFC,0x00,0xFF,0xE0,0x00,0x00,0x3F,0xFC,0x01,0xFF, +0x80,0x0F,0xFC,0x01,0xFF,0xE0,0x00,0x00,0x3F,0xFC, +0x03,0xFF,0x80,0x0F,0xFE,0x01,0xFF,0xE0,0x00,0x00, +0x1F,0xFC,0x03,0xFF,0x80,0x0F,0xFE,0x01,0xFF,0xC0, +0x00,0x00,0x1F,0xFE,0x03,0xFF,0x80,0x0F,0xFE,0x03, +0xFF,0xC0,0x00,0x00,0x1F,0xFE,0x03,0xFF,0x00,0x07, +0xFE,0x03,0xFF,0xC0,0x00,0x00,0x1F,0xFE,0x07,0xFF, +0x00,0x07,0xFF,0x03,0xFF,0x80,0x00,0x00,0x0F,0xFE, +0x07,0xFF,0x00,0x07,0xFF,0x07,0xFF,0x80,0x00,0x00, +0x0F,0xFF,0x07,0xFF,0x00,0x07,0xFF,0x07,0xFF,0x80, +0x00,0x00,0x0F,0xFF,0x07,0xFE,0x00,0x03,0xFF,0x07, +0xFF,0x80,0x00,0x00,0x07,0xFF,0x0F,0xFE,0x00,0x03, +0xFF,0x87,0xFF,0x00,0x00,0x00,0x07,0xFF,0x0F,0xFE, +0x00,0x03,0xFF,0x8F,0xFF,0x00,0x00,0x00,0x07,0xFF, +0x8F,0xFE,0x00,0x03,0xFF,0x8F,0xFF,0x00,0x00,0x00, +0x03,0xFF,0x8F,0xFC,0x00,0x01,0xFF,0x8F,0xFE,0x00, +0x00,0x00,0x03,0xFF,0x9F,0xFC,0x00,0x01,0xFF,0xCF, +0xFE,0x00,0x00,0x00,0x03,0xFF,0x9F,0xFC,0x00,0x01, +0xFF,0xDF,0xFE,0x00,0x00,0x00,0x01,0xFF,0x9F,0xFC, +0x00,0x01,0xFF,0xDF,0xFC,0x00,0x00,0x00,0x01,0xFF, +0xDF,0xF8,0x00,0x00,0xFF,0xDF,0xFC,0x00,0x00,0x00, +0x01,0xFF,0xFF,0xF8,0x00,0x00,0xFF,0xFF,0xFC,0x00, +0x02,0x00,0x00,0x1F,0xFF,0xFF,0x00,0x00,0x1F,0xFF, +0xFF,0x00,0x00,0x00,0x00,0x1F,0xFF,0xFE,0x00,0x00, +0x0F,0xFF,0xFF,0x00,0x00,0x48,0x00,0x01,0xFF,0xFF, +0xC0,0x00,0x01,0xFF,0xFF,0xC0,0x00,0x00,0x00,0x01, +0xFF,0xFF,0x80,0x00,0x00,0xFF,0xFF,0x80,0x00,0x09, +0x00,0x00,0x1F,0xFF,0xF0,0x00,0x00,0x1F,0xFF,0xF0, +0x00,0x01,0x20,0x00,0x01,0xFF,0xFC,0x00,0x00,0x01, +0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0xFF,0xFC,0x00, +0x00,0x01,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0xFF, +0xF8,0x00,0x00,0x00,0xFF,0xF8,0x00,0x00,0x00,0x10, +0x22,0x84,0x01,0x08,0x7F,0xFF,0x00,0x00,0x00,0x00, +0x7F,0xFE,0x1F,0xFF,0x80,0x00,0x00,0x00,0x7F,0xFE, +0x07,0xFF,0xE0,0x00,0x00,0x00,0x7F,0xFF,0x03,0xFF, +0xF8,0x00,0x00,0x00,0x7F,0xFF,0x00,0xFF,0xFC,0x00, +0x00,0x00,0x3F,0xFF,0x00,0x3F,0xFF,0x00,0x00,0x00, +0x3F,0xFF,0x80,0x1F,0xFF,0xC0,0x00,0x00,0x3F,0xFF, +0x80,0x07,0xFF,0xE0,0x00,0x00,0x1F,0xFF,0x80,0x01, +0xFF,0xF8,0x00,0x00,0x1F,0xFF,0x80,0x00,0x7F,0xFE, +0x00,0x00,0x1F,0xFF,0xC0,0x00,0x3F,0xFF,0x80,0x00, +0x1F,0xFF,0xC0,0x00,0x0F,0xFF,0xC0,0x00,0x0F,0xFF, +0xC0,0x00,0x03,0xFF,0xF0,0x00,0x0F,0xFF,0xE0,0x00, +0x01,0xFF,0xFC,0x00,0x0F,0xFF,0xE0,0x00,0x00,0x7F, +0xFE,0x00,0x0F,0xFF,0xE0,0x00,0x00,0x1F,0xFF,0x80, +0x07,0xFF,0xE0,0x00,0x00,0x0F,0xFF,0xE0,0x07,0xFF, +0xF0,0x00,0x00,0x03,0xFF,0xF0,0x07,0xFF,0xF0,0x00, +0x00,0x00,0xFF,0xFC,0x03,0xFF,0xF0,0x00,0x00,0x00, +0x7F,0xFF,0x03,0xFF,0xF0,0x00,0x00,0x00,0x1F,0xFF, +0x83,0xFF,0xF8,0x00,0x00,0x00,0x07,0xFF,0xE3,0xFF, +0xF8,0x00,0x00,0x00,0x01,0xFF,0xF9,0xFF,0xF8,0x00, +0x00,0x00,0x00,0xFF,0xFD,0xFF,0xFC,0x00,0x00,0x00, +0x00,0x3F,0xFF,0xFF,0xFC,0x00,0x00,0x00,0x00,0x0F, +0xFF,0xFF,0xFC,0x00,0x00,0x00,0x00,0x07,0xFF,0xFF, +0xFC,0x00,0x00,0x00,0x00,0x01,0xFF,0xFF,0xFE,0x00, +0x00,0x00,0x00,0x00,0x7F,0xFF,0xFE,0x00,0x00,0x00, +0x00,0x00,0x3F,0xFF,0xFE,0x00,0x00,0x00,0x00,0x00, +0x0F,0xFF,0xFE,0x00,0x00,0x00,0x00,0x00,0x03,0xFF, +0xFF,0x00,0x00,0x00,0x00,0x00,0x01,0xFF,0xFF,0x00, +0x00,0x01,0x00,0x00,0x00,0x0F,0xFF,0xE0,0x00,0x00, +0x00,0x00,0x00,0x0F,0xFF,0xF8,0x00,0x00,0x00,0x00, +0x00,0x07,0xFF,0xFE,0x00,0x00,0x00,0x00,0x00,0x07, +0xFF,0xFF,0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xFF, +0xC0,0x00,0x01,0x00,0x00,0x00,0xFF,0xFF,0xFE,0x00, +0x00,0x00,0x00,0x00,0xFF,0xFF,0xFF,0x80,0x00,0x00, +0x00,0x00,0xFF,0xFF,0xFF,0xE0,0x00,0x00,0x00,0x00, +0xFF,0xFF,0xFF,0xF0,0x00,0x00,0x00,0x00,0x7F,0xFE, +0xFF,0xFC,0x00,0x00,0x00,0x00,0x7F,0xFF,0x7F,0xFF, +0x00,0x00,0x00,0x00,0x7F,0xFF,0x1F,0xFF,0x80,0x00, +0x00,0x00,0x3F,0xFF,0x07,0xFF,0xE0,0x00,0x00,0x00, +0x3F,0xFF,0x01,0xFF,0xF8,0x00,0x00,0x00,0x3F,0xFF, +0x80,0xFF,0xFE,0x00,0x00,0x00,0x3F,0xFF,0x80,0x3F, +0xFF,0x00,0x00,0x00,0x1F,0xFF,0x80,0x0F,0xFF,0xC0, +0x00,0x00,0x1F,0xFF,0xC0,0x07,0xFF,0xF0,0x00,0x00, +0x1F,0xFF,0xC0,0x01,0xFF,0xF8,0x00,0x00,0x1F,0xFF, +0xC0,0x00,0x7F,0xFE,0x00,0x00,0x0F,0xFF,0xC0,0x00, +0x3F,0xFF,0x80,0x00,0x0F,0xFF,0xE0,0x00,0x0F,0xFF, +0xC0,0x00,0x0F,0xFF,0xE0,0x00,0x03,0xFF,0xF0,0x00, +0x07,0xFF,0xE0,0x00,0x01,0xFF,0xFC,0x00,0x07,0xFF, +0xE0,0x00,0x00,0x7F,0xFE,0x00,0x07,0xFF,0xF0,0x00, +0x00,0x1F,0xFF,0x80,0x07,0xFF,0xF0,0x00,0x00,0x07, +0xFF,0xE0,0x03,0xFF,0xF0,0x00,0x00,0x03,0xFF,0xF8, +0x03,0xFF,0xF8,0x00,0x00,0x00,0xFF,0xFC,0x03,0xFF, +0xF8,0x00,0x00,0x00,0x3F,0xFF,0x01,0xFF,0xF8,0x00, +0x00,0x00,0x1F,0xFF,0xC1,0xFF,0xF8,0x00,0x00,0x00, +0x07,0xFF,0xE1,0xFF,0xFC,0x00,0x00,0x00,0x01,0xFF, +0xF9,0xFF,0xFC,0x00,0x00,0x00,0x00,0xFF,0xFE,0x0F, +0x70,0x0B,0x95,0x05,0xFF,0xF0,0x00,0x00,0x00,0x00, +0xFF,0xF3,0xFF,0xC0,0x00,0x00,0x00,0x07,0xFF,0xCF, +0xFF,0x80,0x00,0x00,0x00,0x1F,0xFF,0x3F,0xFE,0x00, +0x00,0x00,0x00,0x7F,0xF8,0x7F,0xF8,0x00,0x00,0x00, +0x03,0xFF,0xE1,0xFF,0xF0,0x00,0x00,0x00,0x0F,0xFF, +0x87,0xFF,0xC0,0x00,0x00,0x00,0x3F,0xFC,0x0F,0xFF, +0x00,0x00,0x00,0x01,0xFF,0xF0,0x3F,0xFE,0x00,0x00, +0x00,0x07,0xFF,0xC0,0xFF,0xF8,0x00,0x00,0x00,0x1F, +0xFE,0x01,0xFF,0xE0,0x00,0x00,0x00,0xFF,0xF8,0x07, +0xFF,0xC0,0x00,0x00,0x03,0xFF,0xE0,0x0F,0xFF,0x00, +0x00,0x00,0x0F,0xFF,0x00,0x3F,0xFC,0x00,0x00,0x00, +0x7F,0xFC,0x00,0xFF,0xF8,0x00,0x00,0x01,0xFF,0xF0, +0x01,0xFF,0xE0,0x00,0x00,0x07,0xFF,0x82,0x00,0xFF, +0xF8,0x00,0x00,0x07,0xFF,0xC0,0x01,0xFF,0xE0,0x00, +0x00,0x1F,0xFE,0x04,0x00,0xFF,0xF8,0x00,0x00,0x1F, +0xFF,0x00,0x01,0xFF,0xE0,0x00,0x00,0x7F,0xF8,0x00, +0x07,0xFF,0xC0,0x00,0x03,0xFF,0xE0,0x00,0x0F,0xFF, +0x00,0x00,0x0F,0xFF,0x00,0x00,0x3F,0xFC,0x00,0x00, +0x7F,0xFC,0x00,0x00,0xFF,0xF8,0x00,0x01,0xFF,0xF0, +0x00,0x01,0xFF,0xE0,0x00,0x07,0xFF,0x80,0x00,0x07, +0xFF,0x80,0x00,0x3F,0xFE,0x00,0x00,0x1F,0xFF,0x00, +0x00,0xFF,0xF8,0x00,0x00,0x3F,0xFC,0x00,0x03,0xFF, +0xC0,0x08,0x00,0x1F,0xFF,0x00,0x03,0xFF,0xE0,0x00, +0x00,0x3F,0xFC,0x00,0x0F,0xFF,0x00,0x00,0x00,0xFF, +0xF8,0x00,0x7F,0xFC,0x00,0x00,0x01,0xFF,0xE0,0x01, +0xFF,0xF0,0x00,0x00,0x07,0xFF,0x80,0x07,0xFF,0x80, +0x00,0x00,0x1F,0xFF,0x00,0x3F,0xFE,0x00,0x00,0x00, +0x3F,0xFC,0x00,0xFF,0xF8,0x00,0x00,0x00,0xFF,0xF0, +0x03,0xFF,0xC0,0x00,0x00,0x03,0xFF,0xE0,0x1F,0xFF, +0x00,0x00,0x00,0x07,0xFF,0x80,0x7F,0xFC,0x00,0x00, +0x00,0x1F,0xFE,0x01,0xFF,0xE0,0x00,0x00,0x00,0x7F, +0xFC,0x0F,0xFF,0x80,0x00,0x00,0x00,0xFF,0xF0,0x3F, +0xFE,0x00,0x00,0x00,0x03,0xFF,0xC0,0xFF,0xF0,0x00, +0x00,0x00,0x07,0xFF,0x87,0xFF,0xC0,0x00,0x00,0x00, +0x1F,0xFE,0x1F,0xFE,0x00,0x00,0x00,0x00,0x7F,0xF8, +0xFF,0xF8,0x00,0x00,0x00,0x00,0xFF,0xF3,0xFF,0xE0, +0x00,0x00,0x00,0x03,0xFF,0xCF,0xFF,0x00,0x00,0x00, +0x00,0x0F,0xFF,0x7F,0xFC,0x00,0x00,0x00,0x00,0x1F, +0xFD,0xFF,0xF0,0x00,0x04,0x00,0x00,0x0F,0xFF,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x1F,0xFF,0xFF,0xC0,0x00, +0x00,0x00,0x00,0x7F,0xFF,0xFE,0x00,0x00,0x20,0x00, +0x00,0x1F,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00,0x7F, +0xFF,0xF8,0x00,0x00,0x40,0x00,0x00,0x1F,0xFF,0xFC, +0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0xE0,0x00,0x00, +0x80,0x00,0x00,0x1F,0xFF,0xF0,0x00,0x00,0x00,0x00, +0x00,0x7F,0xFF,0x80,0x00,0x01,0x00,0x00,0x00,0x1F, +0xFF,0xC0,0x00,0x00,0x90,0x00,0x00,0x07,0xFF,0xC0, +0x00,0x00,0x40,0x00,0x00,0x07,0xFF,0xC0,0x00,0x00, +0x00,0x00,0x00,0x1F,0xFE,0x00,0x00,0x00,0x80,0x00, +0x00,0x1F,0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x7F, +0xF8,0x00,0x00,0x00,0x00,0x00,0x03,0xFF,0xE0,0x00, +0x00,0x00,0x00,0x00,0x0F,0xFF,0x00,0x00,0x00,0x10, +0x00,0x00,0x0F,0xFF,0x80,0x00,0x00,0x08,0x00,0x00, +0x0F,0xFF,0x80,0x00,0x00,0x00,0x00,0x00,0x7F,0xFC, +0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xF0,0x00,0x00, +0x00,0x01,0x80,0x7F,0xFF,0x80,0x00,0x00,0x00,0x07, +0xFF,0xFF,0xFE,0x00,0x00,0x00,0x00,0x1F,0xFF,0xFF, +0xF0,0x00,0x00,0x00,0x10,0x07,0xFF,0xFF,0xF0,0x00, +0x00,0x00,0x00,0x1F,0xFF,0xFF,0x80,0x00,0x00,0x00, +0x00,0x7F,0xFF,0xFC,0x00,0x00,0x00,0x00,0x01,0xFF, +0xFF,0xE0,0x00,0x00,0x00,0x00,0x03,0xFF,0xFF,0x00, +0x00,0x00,0x00,0x00,0x0F,0xFF,0xF8,0x00,0x00,0x00, +0x00,0x00,0x3F,0xFF,0x80,0x00,0x00,0x00,0x00,0x00, +0x1F,0xF0,0x00,0x00,0x00,0x00,0x00,0x0F,0x22,0x94, +0x01,0x0F,0x43,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xF2, +0x03,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xF0,0x1F,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0xFF,0xFF,0xFF,0xFF, +0x8F,0xFF,0xF0,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF, +0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xF0,0x00,0x00, +0x00,0x00,0x00,0x7F,0xFF,0x00,0x00,0x00,0x00,0x00, +0x07,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF, +0x80,0x00,0x00,0x00,0x00,0x07,0xFF,0xF8,0x00,0x00, +0x00,0x00,0x00,0x7F,0xFF,0x80,0x00,0x00,0x00,0x00, +0x03,0xFF,0xF8,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF, +0x80,0x00,0x00,0x00,0x00,0x03,0xFF,0xF8,0x00,0x00, +0x00,0x00,0x00,0x3F,0xFF,0xC0,0x00,0x00,0x00,0x00, +0x03,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF, +0xC0,0x00,0x00,0x00,0x00,0x01,0xFF,0xFC,0x00,0x00, +0x00,0x00,0x00,0x1F,0xFF,0xC0,0x00,0x00,0x00,0x00, +0x01,0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF, +0xE0,0x00,0x00,0x00,0x00,0x01,0xFF,0xFE,0x00,0x00, +0x00,0x00,0x00,0x1F,0xFF,0xE0,0x00,0x00,0x00,0x00, +0x01,0xFF,0xFE,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF, +0xE0,0x00,0x00,0x00,0x00,0x00,0xFF,0xFE,0x00,0x00, +0x00,0x00,0x00,0x0F,0xFF,0xE0,0x00,0x00,0x00,0x00, +0x00,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00,0x0F,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0xFF,0xFF,0x00,0x00, +0x00,0x00,0x00,0x0F,0xFF,0xF0,0x00,0x00,0x00,0x00, +0x00,0x7F,0xFF,0x00,0x00,0x00,0x00,0x00,0x07,0xFF, +0xF0,0x00,0x00,0x00,0x00,0x00,0x7F,0xFF,0x80,0x00, +0x00,0x00,0x00,0x07,0xFF,0xF8,0x00,0x00,0x00,0x00, +0x00,0x7F,0xFF,0x80,0x00,0x00,0x00,0x00,0x07,0xFF, +0xF8,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0x80,0x00, +0x00,0x00,0x00,0x03,0xFF,0xF8,0x00,0x00,0x00,0x00, +0x00,0x3F,0xFF,0x80,0x00,0x00,0x00,0x00,0x03,0xFF, +0xFC,0x00,0x00,0x00,0x00,0x00,0x3F,0xFF,0xC0,0x00, +0x00,0x00,0x00,0x03,0xFF,0xFC,0x00,0x00,0x00,0x00, +0x00,0x3F,0xFF,0xC0,0x00,0x00,0x00,0x00,0x01,0xFF, +0xFC,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0xC0,0x00, +0x00,0x00,0x00,0x01,0xFF,0xFC,0x00,0x00,0x00,0x00, +0x00,0x1F,0xFF,0xE0,0x00,0x00,0x00,0x00,0x01,0xFF, +0xFE,0x00,0x00,0x00,0x00,0x00,0x1F,0xFF,0xE0,0x00, +0x00,0x00,0x00,0x00,0xFF,0xFE,0x00,0x00,0x00,0x00, +0x00,0x0F,0xFF,0xE1,0xFF,0xFF,0xFF,0xFF,0xFF,0xDF, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x9F,0xFF,0xFF, +0xFF,0xFF,0xFF,0xFF,0xFF,0x09,0xBD,0x8F,0x94,0xB0, +0x00,0x00,0x00,0x3F,0xF8,0x00,0x00,0x07,0xFF,0xF0, +0x00,0x00,0x3F,0xFF,0xE0,0x00,0x00,0xFF,0xFF,0xC0, +0x00,0x07,0xFF,0xFF,0xC0,0x00,0x03,0xFF,0xFF,0xE0, +0x00,0x0F,0xFF,0xFF,0xE4,0x00,0x07,0xFF,0xFF,0xF0, +0x00,0x1F,0xFF,0xFF,0xE0,0x00,0x3F,0xFF,0xE0,0x00, +0x00,0x7F,0xFE,0x00,0x00,0x01,0xFF,0xF8,0x00,0x90, +0x00,0x7F,0xFC,0x00,0x34,0x00,0x1F,0xFE,0x00,0x0D, +0x00,0x07,0xFF,0x80,0x03,0x40,0x01,0xFF,0xE0,0x00, +0xA0,0x00,0x7F,0xF8,0x00,0x2C,0x00,0x3F,0xFC,0x00, +0x08,0x00,0x1F,0xFE,0x00,0x00,0x00,0x7F,0xFC,0x00, +0x00,0x00,0xFF,0xF0,0x00,0x00,0x03,0xFF,0xE0,0x00, +0x00,0x0F,0xFF,0x80,0x00,0x00,0x7F,0xFF,0x00,0x00, +0x03,0xFF,0xFC,0x00,0x00,0x7F,0xFF,0xF0,0x00,0x00, +0xFF,0xFF,0xC0,0x00,0x01,0xFF,0xFE,0x00,0x00,0x03, +0xFF,0xF8,0x00,0x00,0x07,0xFF,0xC0,0x00,0x00,0x0F, +0xFE,0x00,0x00,0x00,0x1F,0xFF,0x00,0x00,0x00,0x3F, +0xFF,0x80,0x00,0x00,0x7F,0xFF,0x80,0x00,0x00,0xFF, +0xFF,0xC0,0x00,0x01,0xFF,0xFF,0xC0,0x00,0x00,0x3F, +0xFF,0xC0,0x00,0x00,0x1F,0xFF,0x80,0x00,0x00,0x0F, +0xFF,0x80,0x00,0x00,0x0F,0xFF,0x80,0x00,0x00,0x0F, +0xFF,0x00,0x00,0x00,0x1F,0xFF,0x00,0x01,0x00,0x03, +0xFF,0xC0,0x00,0x58,0x00,0x7F,0xF8,0x00,0x1A,0x00, +0x0F,0xFF,0x00,0x06,0x80,0x03,0xFF,0xC0,0x01,0xA0, +0x00,0xFF,0xF0,0x00,0x58,0x00,0x3F,0xFC,0x00,0x10, +0x00,0x07,0xFF,0x80,0x00,0x00,0x0F,0xFF,0x80,0x00, +0x00,0x1F,0xFF,0x80,0x00,0x00,0x3F,0xFF,0xC0,0x00, +0x00,0x7F,0xFF,0xFF,0xC0,0x00,0x0F,0xFF,0xFF,0xF0, +0x00,0x01,0xFF,0xFF,0xF8,0x00,0x01,0xFF,0xFF,0xF0, +0x00,0x01,0xFF,0xFF,0xE0,0x00,0x01,0xFF,0xFF,0xC0, +0x00,0x01,0xFF,0xFF,0x80,0x00,0x01,0xFF,0xFF,0x00, +0x00,0x00,0xFF,0xFE,0x00,0x00,0x00,0x1F,0xFC,0x02, +0xBE,0xB3,0x88,0x8B,0x7F,0xFD,0xFF,0xF7,0xFF,0xDF, +0xFF,0x7F,0xFD,0xFF,0xF7,0xFF,0xDF,0xFF,0x7F,0xFD, +0xFF,0xF7,0xFF,0xDF,0xFF,0x7F,0xFD,0xFF,0xF7,0xFF, +0xDF,0xFF,0x7F,0xFC,0xFF,0xC0,0x09,0xBD,0x8F,0x94, +0xB1,0xFF,0xC0,0x00,0x00,0x03,0xFF,0xF8,0x00,0x00, +0x07,0xFF,0xFC,0x00,0x00,0x0F,0xFF,0xFC,0x00,0x00, +0x1F,0xFF,0xFC,0x00,0x00,0x3F,0xFF,0xFC,0x00,0x00, +0x7F,0xFF,0xFC,0x00,0x01,0x1F,0xFF,0xFF,0x80,0x00, +0x47,0xFF,0xFF,0xF0,0x00,0x0F,0xFF,0xFF,0xF0,0x00, +0x00,0x1F,0xFF,0xE0,0x00,0x00,0x0F,0xFF,0xC0,0x00, +0x00,0x0F,0xFF,0x80,0x01,0x00,0x01,0xFF,0xE0,0x00, +0x68,0x00,0x3F,0xFC,0x00,0x1A,0x00,0x0F,0xFF,0x00, +0x06,0x80,0x03,0xFF,0xC0,0x01,0x60,0x00,0xFF,0xF0, +0x00,0x58,0x00,0x1F,0xFE,0x00,0x10,0x00,0x03,0xFF, +0xC0,0x00,0x00,0x07,0xFF,0xC0,0x00,0x00,0x07,0xFF, +0x80,0x00,0x00,0x0F,0xFF,0x80,0x00,0x00,0x0F,0xFF, +0x80,0x00,0x00,0x0F,0xFF,0xC0,0x00,0x00,0x1F,0xFF, +0xE0,0x00,0x00,0x1F,0xFF,0xFC,0x00,0x00,0x0F,0xFF, +0xF8,0x00,0x00,0x0F,0xFF,0xF0,0x00,0x00,0x0F,0xFF, +0xE0,0x00,0x00,0x07,0xFF,0xC0,0x00,0x00,0x03,0xFF, +0x80,0x00,0x00,0x1F,0xFF,0x00,0x00,0x00,0xFF,0xFE, +0x00,0x00,0x07,0xFF,0xFC,0x00,0x00,0x1F,0xFF,0xF8, +0x00,0x00,0x7F,0xFF,0xF0,0x00,0x01,0xFF,0xFE,0x00, +0x00,0x07,0xFF,0xF0,0x00,0x00,0x1F,0xFF,0x80,0x00, +0x00,0x3F,0xFE,0x00,0x80,0x00,0x1F,0xFF,0x00,0x20, +0x00,0x0F,0xFF,0x80,0x00,0x00,0x1F,0xFE,0x00,0x14, +0x00,0x0F,0xFF,0x80,0x06,0x80,0x03,0xFF,0xC0,0x01, +0xA0,0x00,0xFF,0xF0,0x00,0x68,0x00,0x3F,0xFC,0x00, +0x14,0x00,0x0F,0xFF,0x00,0x04,0x80,0x07,0xFF,0xC0, +0x00,0x00,0x1F,0xFF,0x80,0x00,0x00,0x7F,0xFE,0x00, +0x00,0x07,0xFF,0xFC,0x00,0x07,0xFF,0xFF,0xF8,0x00, +0x13,0xFF,0xFF,0xFC,0x00,0x03,0xFF,0xFF,0xF0,0x00, +0x07,0xFF,0xFF,0xC0,0x00,0x11,0xFF,0xFF,0xE0,0x00, +0x03,0xFF,0xFF,0x00,0x00,0x07,0xFF,0xFC,0x00,0x00, +0x0F,0xFF,0xE0,0x00,0x00,0x1F,0xFC,0x00,0x00,0x00, +0x00,0x10,0xCC,0x18,0x85,0x38,0x00,0x07,0xFC,0x00, +0x00,0x00,0x00,0x00,0x00,0x07,0xFF,0xFC,0x00,0x00, +0x00,0x00,0x04,0x01,0xFF,0xFF,0xF0,0x00,0x00,0x00, +0x00,0xC0,0x3F,0xFF,0xFF,0xC0,0x00,0x00,0x00,0x1C, +0x07,0xFF,0xFF,0xFF,0x80,0x00,0x00,0x03,0xC1,0xFF, +0xFF,0xFF,0xFE,0x00,0x00,0x00,0x7C,0x3F,0xFF,0xFF, +0xFF,0xF8,0x00,0x00,0x0F,0xC3,0xFF,0xFF,0xFF,0xFF, +0xC0,0x00,0x03,0xFC,0x7F,0xFF,0xFF,0xFF,0xFF,0x00, +0x00,0x7F,0xCF,0xFF,0xFF,0xFF,0xFF,0xFE,0x00,0x1F, +0xFD,0xFF,0xFF,0xFF,0xFF,0xFF,0xF8,0x07,0xFF,0xE3, +0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xBF,0xFE, +0x01,0xFF,0xFF,0xFF,0xFF,0xFF,0xFB,0xFF,0x80,0x03, +0xFF,0xFF,0xFF,0xFF,0xFF,0x3F,0xE0,0x00,0x0F,0xFF, +0xFF,0xFF,0xFF,0xE3,0xF8,0x00,0x00,0x3F,0xFF,0xFF, +0xFF,0xFC,0x3F,0x00,0x00,0x00,0xFF,0xFF,0xFF,0xFF, +0x83,0xE0,0x00,0x00,0x03,0xFF,0xFF,0xFF,0xF0,0x3C, +0x00,0x00,0x00,0x0F,0xFF,0xFF,0xFE,0x03,0x80,0x00, +0x00,0x00,0x3F,0xFF,0xFF,0xC0,0x30,0x00,0x00,0x00, +0x00,0xFF,0xFF,0xF0,0x02,0x00,0x00,0x00,0x00,0x03, +0xFF,0xFC,0x00,0x00,0x00,0x00,0x00,0x00,0x03,0xFE, +0x00,0x00,}; +/* font data size: 40352 bytes */ + +static const unsigned char Arial_96_index[] = { +0x00,0x00,0x00,0x05,0x00,0x2D,0x00,0x5E, +0x02,0x38,0x05,0x0A,0x09,0x97,0x0D,0x36,0x0D,0x48, +0x0E,0x68,0x0F,0xA0,0x10,0x5A,0x10,0xB3,0x10,0xD3, +0x10,0xE2,0x10,0xEB,0x12,0x10,0x13,0xD3,0x14,0x99, +0x17,0x08,0x19,0xB5,0x1B,0x9D,0x1D,0x98,0x20,0x42, +0x21,0xE3,0x24,0x4A,0x26,0xC8,0x26,0xE3,0x27,0x15, +0x29,0x12,0x29,0x52,0x2B,0x4F,0x2D,0x49,0x34,0xA3, +0x37,0x86,0x3A,0x2A,0x3D,0x44,0x3F,0xBA,0x40,0x55, +0x40,0xE2,0x44,0x0A,0x44,0xA1,0x44,0xC4,0x45,0xB6, +0x49,0x5E,0x49,0xD1,0x4C,0xB4,0x4F,0xA4,0x52,0xE8, +0x54,0xB1,0x58,0x3A,0x5B,0x77,0x5E,0xCE,0x5F,0x5D, +0x60,0xCB,0x64,0x35,0x69,0x13,0x6C,0xE2,0x6F,0x7D, +0x72,0x5F,0x72,0xA9,0x73,0xCC,0x74,0x16,0x74,0xFA, +0x75,0x13,0x75,0x4B,0x77,0x62,0x79,0x24,0x7A,0xBF, +0x7C,0x7A,0x7E,0x39,0x7E,0xC9,0x80,0xFE,0x81,0xEC, +0x82,0x0D,0x82,0x7C,0x84,0x7F,0x84,0xA0,0x86,0x18, +0x86,0xE8,0x88,0x8F,0x8A,0x52,0x8C,0x00,0x8C,0x80, +0x8E,0x73,0x8F,0x01,0x8F,0xD1,0x91,0x65,0x93,0xF7, +0x96,0x1D,0x98,0x9B,0x9A,0x3D,0x9B,0x77,0x9B,0x9C, +0x9C,0xD7, +}; +/* font index size: 190 bytes */ + +const ILI9341_t3_font_t Arial_96 = { + Arial_96_index, + 0, + Arial_96_data, + 1, + 0, + 32, + 126, + 0, + 0, + 16, + 7, + 7, + 5, + 8, + 8, + 148, + 95 +}; + + + diff --git a/src/glcdfont.c b/src/glcdfont.c new file mode 100644 index 0000000..32885a5 --- /dev/null +++ b/src/glcdfont.c @@ -0,0 +1,286 @@ +#ifndef FONT5X7_H +#define FONT5X7_H + +#include "glcdfont.h" + +// Standard ASCII 5x7 font + +const unsigned char glcdfont[] = { + 0x00, 0x00, 0x00, 0x00, 0x00, + 0x3E, 0x5B, 0x4F, 0x5B, 0x3E, + 0x3E, 0x6B, 0x4F, 0x6B, 0x3E, + 0x1C, 0x3E, 0x7C, 0x3E, 0x1C, + 0x18, 0x3C, 0x7E, 0x3C, 0x18, + 0x1C, 0x57, 0x7D, 0x57, 0x1C, + 0x1C, 0x5E, 0x7F, 0x5E, 0x1C, + 0x00, 0x18, 0x3C, 0x18, 0x00, + 0xFF, 0xE7, 0xC3, 0xE7, 0xFF, + 0x00, 0x18, 0x24, 0x18, 0x00, + 0xFF, 0xE7, 0xDB, 0xE7, 0xFF, + 0x30, 0x48, 0x3A, 0x06, 0x0E, + 0x26, 0x29, 0x79, 0x29, 0x26, + 0x40, 0x7F, 0x05, 0x05, 0x07, + 0x40, 0x7F, 0x05, 0x25, 0x3F, + 0x5A, 0x3C, 0xE7, 0x3C, 0x5A, + 0x7F, 0x3E, 0x1C, 0x1C, 0x08, + 0x08, 0x1C, 0x1C, 0x3E, 0x7F, + 0x14, 0x22, 0x7F, 0x22, 0x14, + 0x5F, 0x5F, 0x00, 0x5F, 0x5F, + 0x06, 0x09, 0x7F, 0x01, 0x7F, + 0x00, 0x66, 0x89, 0x95, 0x6A, + 0x60, 0x60, 0x60, 0x60, 0x60, + 0x94, 0xA2, 0xFF, 0xA2, 0x94, + 0x08, 0x04, 0x7E, 0x04, 0x08, + 0x10, 0x20, 0x7E, 0x20, 0x10, + 0x08, 0x08, 0x2A, 0x1C, 0x08, + 0x08, 0x1C, 0x2A, 0x08, 0x08, + 0x1E, 0x10, 0x10, 0x10, 0x10, + 0x0C, 0x1E, 0x0C, 0x1E, 0x0C, + 0x30, 0x38, 0x3E, 0x38, 0x30, + 0x06, 0x0E, 0x3E, 0x0E, 0x06, + 0x00, 0x00, 0x00, 0x00, 0x00, + 0x00, 0x00, 0x5F, 0x00, 0x00, + 0x00, 0x07, 0x00, 0x07, 0x00, + 0x14, 0x7F, 0x14, 0x7F, 0x14, + 0x24, 0x2A, 0x7F, 0x2A, 0x12, + 0x23, 0x13, 0x08, 0x64, 0x62, + 0x36, 0x49, 0x56, 0x20, 0x50, + 0x00, 0x08, 0x07, 0x03, 0x00, + 0x00, 0x1C, 0x22, 0x41, 0x00, + 0x00, 0x41, 0x22, 0x1C, 0x00, + 0x2A, 0x1C, 0x7F, 0x1C, 0x2A, + 0x08, 0x08, 0x3E, 0x08, 0x08, + 0x00, 0x80, 0x70, 0x30, 0x00, + 0x08, 0x08, 0x08, 0x08, 0x08, + 0x00, 0x00, 0x60, 0x60, 0x00, + 0x20, 0x10, 0x08, 0x04, 0x02, + 0x3E, 0x51, 0x49, 0x45, 0x3E, + 0x00, 0x42, 0x7F, 0x40, 0x00, + 0x72, 0x49, 0x49, 0x49, 0x46, + 0x21, 0x41, 0x49, 0x4D, 0x33, + 0x18, 0x14, 0x12, 0x7F, 0x10, + 0x27, 0x45, 0x45, 0x45, 0x39, + 0x3C, 0x4A, 0x49, 0x49, 0x31, + 0x41, 0x21, 0x11, 0x09, 0x07, + 0x36, 0x49, 0x49, 0x49, 0x36, + 0x46, 0x49, 0x49, 0x29, 0x1E, + 0x00, 0x00, 0x14, 0x00, 0x00, + 0x00, 0x40, 0x34, 0x00, 0x00, + 0x00, 0x08, 0x14, 0x22, 0x41, + 0x14, 0x14, 0x14, 0x14, 0x14, + 0x00, 0x41, 0x22, 0x14, 0x08, + 0x02, 0x01, 0x59, 0x09, 0x06, + 0x3E, 0x41, 0x5D, 0x59, 0x4E, + 0x7C, 0x12, 0x11, 0x12, 0x7C, + 0x7F, 0x49, 0x49, 0x49, 0x36, + 0x3E, 0x41, 0x41, 0x41, 0x22, + 0x7F, 0x41, 0x41, 0x41, 0x3E, + 0x7F, 0x49, 0x49, 0x49, 0x41, + 0x7F, 0x09, 0x09, 0x09, 0x01, + 0x3E, 0x41, 0x41, 0x51, 0x73, + 0x7F, 0x08, 0x08, 0x08, 0x7F, + 0x00, 0x41, 0x7F, 0x41, 0x00, + 0x20, 0x40, 0x41, 0x3F, 0x01, + 0x7F, 0x08, 0x14, 0x22, 0x41, + 0x7F, 0x40, 0x40, 0x40, 0x40, + 0x7F, 0x02, 0x1C, 0x02, 0x7F, + 0x7F, 0x04, 0x08, 0x10, 0x7F, + 0x3E, 0x41, 0x41, 0x41, 0x3E, + 0x7F, 0x09, 0x09, 0x09, 0x06, + 0x3E, 0x41, 0x51, 0x21, 0x5E, + 0x7F, 0x09, 0x19, 0x29, 0x46, + 0x26, 0x49, 0x49, 0x49, 0x32, + 0x03, 0x01, 0x7F, 0x01, 0x03, + 0x3F, 0x40, 0x40, 0x40, 0x3F, + 0x1F, 0x20, 0x40, 0x20, 0x1F, + 0x3F, 0x40, 0x38, 0x40, 0x3F, + 0x63, 0x14, 0x08, 0x14, 0x63, + 0x03, 0x04, 0x78, 0x04, 0x03, + 0x61, 0x59, 0x49, 0x4D, 0x43, + 0x00, 0x7F, 0x41, 0x41, 0x41, + 0x02, 0x04, 0x08, 0x10, 0x20, + 0x00, 0x41, 0x41, 0x41, 0x7F, + 0x04, 0x02, 0x01, 0x02, 0x04, + 0x40, 0x40, 0x40, 0x40, 0x40, + 0x00, 0x03, 0x07, 0x08, 0x00, + 0x20, 0x54, 0x54, 0x78, 0x40, + 0x7F, 0x28, 0x44, 0x44, 0x38, + 0x38, 0x44, 0x44, 0x44, 0x28, + 0x38, 0x44, 0x44, 0x28, 0x7F, + 0x38, 0x54, 0x54, 0x54, 0x18, + 0x00, 0x08, 0x7E, 0x09, 0x02, + 0x18, 0xA4, 0xA4, 0x9C, 0x78, + 0x7F, 0x08, 0x04, 0x04, 0x78, + 0x00, 0x44, 0x7D, 0x40, 0x00, + 0x20, 0x40, 0x40, 0x3D, 0x00, + 0x7F, 0x10, 0x28, 0x44, 0x00, + 0x00, 0x41, 0x7F, 0x40, 0x00, + 0x7C, 0x04, 0x78, 0x04, 0x78, + 0x7C, 0x08, 0x04, 0x04, 0x78, + 0x38, 0x44, 0x44, 0x44, 0x38, + 0xFC, 0x18, 0x24, 0x24, 0x18, + 0x18, 0x24, 0x24, 0x18, 0xFC, + 0x7C, 0x08, 0x04, 0x04, 0x08, + 0x48, 0x54, 0x54, 0x54, 0x24, + 0x04, 0x04, 0x3F, 0x44, 0x24, + 0x3C, 0x40, 0x40, 0x20, 0x7C, + 0x1C, 0x20, 0x40, 0x20, 0x1C, + 0x3C, 0x40, 0x30, 0x40, 0x3C, + 0x44, 0x28, 0x10, 0x28, 0x44, + 0x4C, 0x90, 0x90, 0x90, 0x7C, + 0x44, 0x64, 0x54, 0x4C, 0x44, + 0x00, 0x08, 0x36, 0x41, 0x00, + 0x00, 0x00, 0x77, 0x00, 0x00, + 0x00, 0x41, 0x36, 0x08, 0x00, + 0x02, 0x01, 0x02, 0x04, 0x02, + 0x3C, 0x26, 0x23, 0x26, 0x3C, + 0x1E, 0xA1, 0xA1, 0x61, 0x12, + 0x3A, 0x40, 0x40, 0x20, 0x7A, + 0x38, 0x54, 0x54, 0x55, 0x59, + 0x21, 0x55, 0x55, 0x79, 0x41, + 0x21, 0x54, 0x54, 0x78, 0x41, + 0x21, 0x55, 0x54, 0x78, 0x40, + 0x20, 0x54, 0x55, 0x79, 0x40, + 0x0C, 0x1E, 0x52, 0x72, 0x12, + 0x39, 0x55, 0x55, 0x55, 0x59, + 0x39, 0x54, 0x54, 0x54, 0x59, + 0x39, 0x55, 0x54, 0x54, 0x58, + 0x00, 0x00, 0x45, 0x7C, 0x41, + 0x00, 0x02, 0x45, 0x7D, 0x42, + 0x00, 0x01, 0x45, 0x7C, 0x40, + 0xF0, 0x29, 0x24, 0x29, 0xF0, + 0xF0, 0x28, 0x25, 0x28, 0xF0, + 0x7C, 0x54, 0x55, 0x45, 0x00, + 0x20, 0x54, 0x54, 0x7C, 0x54, + 0x7C, 0x0A, 0x09, 0x7F, 0x49, + 0x32, 0x49, 0x49, 0x49, 0x32, + 0x32, 0x48, 0x48, 0x48, 0x32, + 0x32, 0x4A, 0x48, 0x48, 0x30, + 0x3A, 0x41, 0x41, 0x21, 0x7A, + 0x3A, 0x42, 0x40, 0x20, 0x78, + 0x00, 0x9D, 0xA0, 0xA0, 0x7D, + 0x39, 0x44, 0x44, 0x44, 0x39, + 0x3D, 0x40, 0x40, 0x40, 0x3D, + 0x3C, 0x24, 0xFF, 0x24, 0x24, + 0x48, 0x7E, 0x49, 0x43, 0x66, + 0x2B, 0x2F, 0xFC, 0x2F, 0x2B, + 0xFF, 0x09, 0x29, 0xF6, 0x20, + 0xC0, 0x88, 0x7E, 0x09, 0x03, + 0x20, 0x54, 0x54, 0x79, 0x41, + 0x00, 0x00, 0x44, 0x7D, 0x41, + 0x30, 0x48, 0x48, 0x4A, 0x32, + 0x38, 0x40, 0x40, 0x22, 0x7A, + 0x00, 0x7A, 0x0A, 0x0A, 0x72, + 0x7D, 0x0D, 0x19, 0x31, 0x7D, + 0x26, 0x29, 0x29, 0x2F, 0x28, + 0x26, 0x29, 0x29, 0x29, 0x26, + 0x30, 0x48, 0x4D, 0x40, 0x20, + 0x38, 0x08, 0x08, 0x08, 0x08, + 0x08, 0x08, 0x08, 0x08, 0x38, + 0x2F, 0x10, 0xC8, 0xAC, 0xBA, + 0x2F, 0x10, 0x28, 0x34, 0xFA, + 0x00, 0x00, 0x7B, 0x00, 0x00, + 0x08, 0x14, 0x2A, 0x14, 0x22, + 0x22, 0x14, 0x2A, 0x14, 0x08, + 0xAA, 0x00, 0x55, 0x00, 0xAA, + 0xAA, 0x55, 0xAA, 0x55, 0xAA, + 0x00, 0x00, 0x00, 0xFF, 0x00, + 0x10, 0x10, 0x10, 0xFF, 0x00, + 0x14, 0x14, 0x14, 0xFF, 0x00, + 0x10, 0x10, 0xFF, 0x00, 0xFF, + 0x10, 0x10, 0xF0, 0x10, 0xF0, + 0x14, 0x14, 0x14, 0xFC, 0x00, + 0x14, 0x14, 0xF7, 0x00, 0xFF, + 0x00, 0x00, 0xFF, 0x00, 0xFF, + 0x14, 0x14, 0xF4, 0x04, 0xFC, + 0x14, 0x14, 0x17, 0x10, 0x1F, + 0x10, 0x10, 0x1F, 0x10, 0x1F, + 0x14, 0x14, 0x14, 0x1F, 0x00, + 0x10, 0x10, 0x10, 0xF0, 0x00, + 0x00, 0x00, 0x00, 0x1F, 0x10, + 0x10, 0x10, 0x10, 0x1F, 0x10, + 0x10, 0x10, 0x10, 0xF0, 0x10, + 0x00, 0x00, 0x00, 0xFF, 0x10, + 0x10, 0x10, 0x10, 0x10, 0x10, + 0x10, 0x10, 0x10, 0xFF, 0x10, + 0x00, 0x00, 0x00, 0xFF, 0x14, + 0x00, 0x00, 0xFF, 0x00, 0xFF, + 0x00, 0x00, 0x1F, 0x10, 0x17, + 0x00, 0x00, 0xFC, 0x04, 0xF4, + 0x14, 0x14, 0x17, 0x10, 0x17, + 0x14, 0x14, 0xF4, 0x04, 0xF4, + 0x00, 0x00, 0xFF, 0x00, 0xF7, + 0x14, 0x14, 0x14, 0x14, 0x14, + 0x14, 0x14, 0xF7, 0x00, 0xF7, + 0x14, 0x14, 0x14, 0x17, 0x14, + 0x10, 0x10, 0x1F, 0x10, 0x1F, + 0x14, 0x14, 0x14, 0xF4, 0x14, + 0x10, 0x10, 0xF0, 0x10, 0xF0, + 0x00, 0x00, 0x1F, 0x10, 0x1F, + 0x00, 0x00, 0x00, 0x1F, 0x14, + 0x00, 0x00, 0x00, 0xFC, 0x14, + 0x00, 0x00, 0xF0, 0x10, 0xF0, + 0x10, 0x10, 0xFF, 0x10, 0xFF, + 0x14, 0x14, 0x14, 0xFF, 0x14, + 0x10, 0x10, 0x10, 0x1F, 0x00, + 0x00, 0x00, 0x00, 0xF0, 0x10, + 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, + 0xF0, 0xF0, 0xF0, 0xF0, 0xF0, + 0xFF, 0xFF, 0xFF, 0x00, 0x00, + 0x00, 0x00, 0x00, 0xFF, 0xFF, + 0x0F, 0x0F, 0x0F, 0x0F, 0x0F, + 0x38, 0x44, 0x44, 0x38, 0x44, + 0x7C, 0x2A, 0x2A, 0x3E, 0x14, + 0x7E, 0x02, 0x02, 0x06, 0x06, + 0x02, 0x7E, 0x02, 0x7E, 0x02, + 0x63, 0x55, 0x49, 0x41, 0x63, + 0x38, 0x44, 0x44, 0x3C, 0x04, + 0x40, 0x7E, 0x20, 0x1E, 0x20, + 0x06, 0x02, 0x7E, 0x02, 0x02, + 0x99, 0xA5, 0xE7, 0xA5, 0x99, + 0x1C, 0x2A, 0x49, 0x2A, 0x1C, + 0x4C, 0x72, 0x01, 0x72, 0x4C, + 0x30, 0x4A, 0x4D, 0x4D, 0x30, + 0x30, 0x48, 0x78, 0x48, 0x30, + 0xBC, 0x62, 0x5A, 0x46, 0x3D, + 0x3E, 0x49, 0x49, 0x49, 0x00, + 0x7E, 0x01, 0x01, 0x01, 0x7E, + 0x2A, 0x2A, 0x2A, 0x2A, 0x2A, + 0x44, 0x44, 0x5F, 0x44, 0x44, + 0x40, 0x51, 0x4A, 0x44, 0x40, + 0x40, 0x44, 0x4A, 0x51, 0x40, + 0x00, 0x00, 0xFF, 0x01, 0x03, + 0xE0, 0x80, 0xFF, 0x00, 0x00, + 0x08, 0x08, 0x6B, 0x6B, 0x08, + 0x36, 0x12, 0x36, 0x24, 0x36, + 0x06, 0x0F, 0x09, 0x0F, 0x06, + 0x00, 0x00, 0x18, 0x18, 0x00, + 0x00, 0x00, 0x10, 0x10, 0x00, + 0x30, 0x40, 0xFF, 0x01, 0x01, + 0x00, 0x1F, 0x01, 0x01, 0x1E, + 0x00, 0x19, 0x1D, 0x17, 0x12, + 0x00, 0x3C, 0x3C, 0x3C, 0x3C, + 0x00, 0x00, 0x00, 0x00, 0x00 +}; + +const ILI9341_t3_font_t Font5x7 = { + 0, + 0, + 0, + 0, + 0, + 0, + 0, + 0, + 0, + 0, + 0, + 0, + 0, + 0, + 0, + 0, + 0 +}; + +#endif // FONT5X7_H diff --git a/src/i2c.c b/src/i2c.c new file mode 100644 index 0000000..6ca5ee6 --- /dev/null +++ b/src/i2c.c @@ -0,0 +1,227 @@ +/* + * i2c.c + * + * Created on: Sep 30, 2017 + * Author: pascal.spring + */ + + +#include + +#include "i2c.h" + +struct i2c_struct_type i2c; + +void i2c_init(I2C_TypeDef * I2Cx) +{ + + if(I2Cx==I2C1) + { + RCC->APB1RSTR |= RCC_APB1RSTR_I2C1RST; + RCC->APB1RSTR &= ~RCC_APB1RSTR_I2C1RST; + RCC->CFGR3 |= RCC_CFGR3_I2C1SW; + + } + else + { + RCC->APB1RSTR |= RCC_APB1RSTR_I2C2RST; + RCC->APB1RSTR &= ~RCC_APB1RSTR_I2C2RST; + } + + + I2Cx->CR1 = 0x0; + I2Cx->CR2 = 0x0; + I2Cx->TIMINGR = 0x0; + + RCC->CFGR3 |= RCC_CFGR3_I2C1SW; + //RCC->APB1ENR |= RCC_APB1ENR_I2C1EN; + + I2Cx->TIMINGR |= (5<<28); // prescaler 1:4 == 12MHz + //I2C1->TIMINGR |= (176<<20); + I2Cx->TIMINGR |= (37<<8); // SCL high time == 15 cycles == 1,25uS + I2Cx->TIMINGR |= (37<<0); // SCL low time == 15 cycles == 1,25uS, 37 = 100kHz, 9 = 400kHz + + I2Cx->CR1 |= I2C_CR1_PE; + +} + +uint8_t i2c_status(uint8_t stat) { + uint32_t flags1,last_ev; + uint32_t status[6] = { 0x8004, + 0x8001, + 0x8000, + 0x8009, + 0x8008, + }; + /* + uint32_t status[6] = { 0x30040, // 0 - master byte received - BUSY MSL RXNE + 0x70084, // 1 - master byte transmitted - BUSY MSL TXE TRA BTF + 0x30001, // 2 - master mode select - BUSY MSL SB + 0x70082, // 3 - master transmitter mode selected - BUSY MSL ADDR TXE TRA + 0x30002, // 4 - master receiver mode selected - BUSY MSL ADDR + }; + */ + flags1 = I2C1->ISR; + //flags2 = I2C1->SR2; + //flags2<<=16; + + last_ev =(flags1) & 0xffff; + + if((last_ev & status[stat])!=status[stat]) { + return 0; + } + else { + return 1; + } +} + + +void i2c_start(I2C_TypeDef * I2Cx) { + //while(I2C1->ISR & I2C_ISR_BUSY); + I2Cx->CR2 |= I2C_CR2_START; // set start condition + } + +/* +void i2c_restart(void) { + I2C1->CR2 |= 0x2000; + while(!(i2c_status(2))); + } +*/ +void i2c_stop(I2C_TypeDef * I2Cx) +{ + I2Cx->CR2 |= I2C_CR2_STOP; } + +void i2c_reset(I2C_TypeDef * I2Cx) +{ + while(!(I2C1->ISR & I2C_ISR_STOPF)); + I2Cx->ICR &= ~(I2C_ICR_STOPCF); +} + +void i2c_autoend(I2C_TypeDef * I2Cx, uint8_t autoend) { + autoend = autoend & 0x1; + I2Cx->CR2 = ((uint32_t)(autoend) << 25); +} + +void i2c_set_nbytes(I2C_TypeDef * I2Cx, uint8_t nbytes) { + uint32_t tmp=0; + tmp |= I2C_CR2_NBYTES; + I2Cx->CR2 &= ~(tmp); + I2Cx->CR2 |= ((uint32_t)(nbytes)<<16); +} + +uint8_t i2c_read_ack(I2C_TypeDef * I2Cx, uint8_t * data, uint8_t count, uint8_t device) +{ + uint16_t cycle; + uint8_t state=0; + + if(i2c.state==I2C_IDLE && i2c.device==0) + { + i2c_autoend(I2Cx,0); + i2c_set_nbytes(I2Cx,count); + i2c_write_addr(I2Cx,device,READ); + i2c.device=device; + i2c.rx_idx=count; + i2c.tx_idx=0; + i2c.buf_cnt=0; + I2C1->CR1 |= I2C_CR1_RXIE; + + i2c_start(I2Cx); + + cycle=(uint16_t)(SystemCoreClock/(I2C_SPEED/i2c.rx_idx)); + + while(cycle--) + { + if(i2c.state==I2C_RECEIVING_DATA) + { + cycle=0; + } + //asm("NOP"); + } + + I2Cx->ICR=0; + } + if(i2c.state==I2C_RECEIVING_DATA && i2c.device==device) + { + + state=i2c.state; + for(uint8_t i=0;iRXDR; + I2C1->CR2 |= (I2C_CR2_NACK); // disable ACK flag + //I2C1->CR2 |= (I2C_CR2_START); + while(!(I2C1->ISR & I2C_ISR_RXNE)); + //while(!(i2c_status(0))); + return I2C1->RXDR; +} + +void i2c_write_addr(I2C_TypeDef * I2Cx, uint8_t addr, uint8_t dir) { + //while(I2C1->ISR & I2C_ISR_BUSY); + uint32_t tmp=0; + dir = dir & 0x1; + tmp |= I2C_CR2_SADD | I2C_CR2_RD_WRN; + I2Cx->CR2 &= ~(tmp); + I2Cx->CR2 |= ((uint32_t)(addr)<<1); + I2Cx->CR2 |= ((uint32_t)(dir)<<10); +} + + + +uint8_t i2c_write(I2C_TypeDef * I2Cx, uint8_t * data, uint8_t count, uint8_t device ) +{ + uint16_t cycle; + uint8_t state=0; + + if(i2c.state==I2C_IDLE && i2c.device==0) + { + i2c_autoend(I2Cx,0); + i2c_set_nbytes(I2Cx, count); + i2c_write_addr(I2Cx, device,0); + i2c.device=device; + i2c.rx_idx=0; + i2c.tx_idx=count; + i2c.buf_cnt=0; + for(uint8_t i=0;iCR1 |= I2C_CR1_TXIE | I2C_CR1_TCIE; + i2c_start(I2Cx); + } + + + + cycle=(uint16_t)(SystemCoreClock/(I2C_SPEED/i2c.tx_idx)); + + while(cycle--) + { + if(i2c.state==I2C_SENDING_DATA) + { + cycle=0; + } + } + (void)I2Cx->ICR; + + if(i2c.state==I2C_SENDING_DATA && i2c.device==device) + { + state=i2c.state; + i2c.state=0; + i2c.device=0; + + } + + I2Cx->ICR=0; + + return state; +} + diff --git a/src/ili9341.c b/src/ili9341.c new file mode 100644 index 0000000..4a7cb9f --- /dev/null +++ b/src/ili9341.c @@ -0,0 +1,935 @@ +//#ifndef __ILI9341_H +#include "ili9341.h" +//#endif + +#ifndef __DELAY_H +#include "delay.h" +#endif + +volatile uint16_t TFT_WIDTH=ILI9341_TFTWIDTH; +volatile uint16_t TFT_HEIGHT=ILI9341_TFTHEIGHT; + +#define swap(a,b) do { __typeof__ (a) _a = (a); __typeof__(b) _b = (b); a = _b; b = _a; } while(0) +#define min(a,b) ({ __typeof__ (a) _a = (a); __typeof__ (b) _b = (b); _a < _b ? _a : _b; }) +#define max(a,b) ({ __typeof__ (a) _a = (a); __typeof__ (b) _b = (b); _a > _b ? _a : _b; }) + +int16_t width(void) { return TFT_WIDTH; } +int16_t height(void) { return TFT_HEIGHT; } + +void ili9341_updatedisplayclip() { + _displayclipx1 = max(0, min(_clipx1 + _originx, width())); + _displayclipx2 = max(0, min(_clipx2 + _originx, width())); + _displayclipy1 = max(0, min(_clipy1 + _originy, height())); + _displayclipy2 = max(0, min(_clipy2 + _originy, height())); + _invisible = (_displayclipx1 == _displayclipx2 || _displayclipy1 == _displayclipy2); + _standard = (_displayclipx1 == 0) && (_displayclipx2 == TFT_WIDTH) && (_displayclipy1 == 0) && (_displayclipy2 == TFT_HEIGHT); +} + +void ili9341_setorigin(void) { + _originx = 0; + _originy = 0; + ili9341_updatedisplayclip(); + } + +/* +void getOrigin(int16_t *x, int16_t *y) { + *x = _originx; + *y = _originy; + } +*/ + +void ili9341_setcliprect() { + _clipx1 = 0; + _clipy1 = 0; + _clipx2 = TFT_WIDTH; + _clipy2 = TFT_HEIGHT; + ili9341_updatedisplayclip(); +} + +void ili9341_hard_init(void)//init hardware +{ + GPIOA->BSRR = RST; + GPIOA->BSRR = DC; + GPIOA->BRR = CS; + + + +} + +void ili9341_hard_reset(void)//hard reset display +{ + /* + GPIOA->BSRR = RST; + delay_ms(200); + GPIOA->BRR = RST; + delay_ms(200); + GPIOA->BSRR = RST; + delay_ms(200); + */ +} + +void ili9341_spi_init(void)//set spi speed and settings +{ + //GPIOB->CRL=0x03433330; // set port for sw spi + //GPIOB->CRL |= 0x6; // set port for hw spi + GPIOA->BSRR=CS; +} + +void ili9341_spi_send(SPI_TypeDef * SPIx, uint16_t spi_data)//send spi data to display +{ + //GPIOA->BRR = CS; + //spi_buf=spi_data; + ili9341_buf=spi_data; + SPIx->CR2 |= SPI_CR2_TXEIE; +} + + +void ili9341_writecommand8(uint8_t com)//command write +{ + //SPI1->CR2 &= ~SPI_CR2_DS_3; + //SPI1->CR1 &= ~SPI_CR1_SPE; + //SPI1->CR1 = (SPI1->CR1 & 0xf7bf); + GPIOA->BRR = DC; + + //SPI1->CR1 &= ~(SPI_CR1_DFF); + //SPI1->CR1 |= SPI_CR1_SPE; + ili9341_spi_send(SPI1, com); +} + + +void ili9341_writedata8(uint8_t data)//data write +{ + //SPI1->CR1 &= ~SPI_CR1_SPE; + //SPI1->CR1 = (SPI1->CR1 & 0xf7bf); + GPIOA->BSRR = DC; + + //SPI1->CR1 &= ~(SPI_CR1_DFF); + //SPI1->CR1 |= SPI_CR1_SPE; + ili9341_spi_send(SPI1, data); +} + + +void ili9341_writedata16(uint16_t data) +{ + //SPI1->CR2 |= SPI_CR2_DS_3; + SPI1->CR1 &= ~SPI_CR1_SPE; + //SPI1->CR1 = (SPI1->CR1 & 0xf7bf); + GPIOB->BSRR = DC; + + //SPI1->CR1 |= SPI_CR1_DFF; + SPI1->CR1 |= SPI_CR1_SPE; + data = (((data & 0x00ff) << 8) | ((data & 0xff00) >> 8)); + ili9341_spi_send(SPI1, data); + +} + + +void color565toRGB14(uint16_t color, int16_t *r, int16_t *g, int16_t *b) +{ + *r = (color>>2)&0x3E00; + *g = (color<<3)&0x3F00; + *b = (color<<9)&0x3E00; +} + +uint16_t RGB14tocolor565(int16_t r, int16_t g, int16_t b) +{ + return (((r & 0x3E00) << 2) | ((g & 0x3F00) >>3) | ((b & 0x3E00) >> 9)); +} + + +void ili9341_setaddress(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)//set coordinate for print or other function +{ + ili9341_writecommand8(0x2A); + + ili9341_writedata8(x1>>8); + ili9341_writedata8(x1); + ili9341_writedata8(x2>>8); + ili9341_writedata8(x2); + + ili9341_writecommand8(0x2B); + + ili9341_writedata8(y1>>8); + ili9341_writedata8(y1); + ili9341_writedata8(y2); + ili9341_writedata8(y2); + + ili9341_writecommand8(0x2C);//meory write +} + + +/*void ili9341_hard_reset(void)//hard reset display +{ + rstport |=(1<>8)); + ili9341_writedata8((uint8_t)color); +} + + +//clear lcd and fill with color +void ili9341_clear(uint16_t color) +{ + uint16_t i,j; + ili9341_setaddress(0,0,TFT_WIDTH-1,TFT_HEIGHT-1); + + for(i=0;i=TFT_WIDTH) || (y3 < 0) || (y3 >=TFT_HEIGHT)) return; + //if((x3 >= TFT_WIDTH) || (y3 >=TFT_HEIGHT)) return; + ili9341_setaddress(x3,y3,x3+1,y3+1); + + ili9341_pushcolor(color); +} + + +//draw vertical line +void ili9341_drawvline(uint16_t x,uint16_t y,uint16_t h,uint16_t color)//basically we will see this line horizental if we see the display 320*240 +{ + if((x >=TFT_WIDTH) || (y >=TFT_HEIGHT)) return; + if((y+h-1)>=TFT_HEIGHT) + { + h=TFT_HEIGHT-y; + } + ili9341_setaddress(x,y,x,y+h-1); + while(h--) + { + ili9341_pushcolor(color); + } +} + + +//draw horizental line + +void ili9341_drawhline(int16_t x,int16_t y,uint16_t w,uint16_t color) +{ + if((x >=TFT_WIDTH) || (y >=TFT_HEIGHT || y < 0)) return; + if(x < 0) + { + w += x; + x=0; + } + if((x+w-1)>=TFT_WIDTH) + { + w=((uint16_t)(TFT_WIDTH-x)); + } + ili9341_setaddress(x,y,((uint16_t)(x+w-1)),y); + while(w--) + { + ili9341_pushcolor(color); + } +} + +void ili9341_drawline(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color) +{ + if (y0 == y1) { + if (x1 > x0) + { + ili9341_drawhline(x0, y0, x1 - x0 + 1, color); + } + else if (x1 < x0) + { + ili9341_drawhline(x1, y0, x0 - x1 + 1, color); + } + else { + ili9341_setaddress(x0, y0, x0, y0); + ili9341_pushcolor(color); + } + return; + } + else if (x0 == x1) + { + if (y1 > y0) + { + ili9341_drawvline(x0, y0, y1 - y0 + 1, color); + } + else + { + ili9341_drawvline(x0, y1, y0 - y1 + 1, color); + } + return; + } + + uint8_t steep = abs(y1 - y0) > abs(x1 - x0); + if (steep) + { + swap(x0, y0); + swap(x1, y1); + } + if (x0 > x1) + { + swap(x0, x1); + swap(y0, y1); + } + + int16_t dx, dy; + dx = x1 - x0; + dy = abs(y1 - y0); + + int16_t err = dx / 2; + int16_t ystep; + + if (y0 < y1) { + ystep = 1; + } else { + ystep = -1; + } + + int16_t xbegin = x0; + if (steep) + { + for (; x0<=x1; x0++) + { + err -= dy; + if (err < 0) + { + int16_t len = x0 - xbegin; + if (len) + { + ili9341_drawvline(y0, xbegin, len + 1, color); + } + else + { + ili9341_setaddress(y0, x0, y0, x0); + ili9341_pushcolor(color); + } + xbegin = x0 + 1; + y0 += ystep; + err += dx; + } + } + if (x0 > xbegin + 1) + { + ili9341_drawvline(y0, xbegin, x0 - xbegin, color); + } + } + else + { + for (; x0<=x1; x0++) + { + err -= dy; + if (err < 0) + { + int16_t len = x0 - xbegin; + if (len) + { + ili9341_drawhline(xbegin, y0, len + 1, color); + } + else + { + ili9341_setaddress(x0, y0, x0, y0); + ili9341_pushcolor(color); + } + xbegin = x0 + 1; + y0 += ystep; + err += dx; + } + } + if (x0 > xbegin + 1) + { + ili9341_drawhline(xbegin, y0, x0 - xbegin, color); + } + } +} + +void ili9341_drawcirclehelper(int16_t x0, int16_t y0, int16_t r,uint8_t cornername, uint16_t color) +{ + int16_t f = 1 - r; + int16_t ddF_x = 1; + int16_t ddF_y = -2 * r; + int16_t x = 0; + int16_t y = r; + + while (x < y) + { + if (f >= 0) + { + y--; + ddF_y += 2; + f += ddF_y; + } + x++; + ddF_x += 2; + f += ddF_x; + if (cornername & 0x4) + { + ili9341_drawpixel(x0 + x, y0 + y, color); + ili9341_drawpixel(x0 + y, y0 + x, color); + } + if (cornername & 0x2) + { + ili9341_drawpixel(x0 + x, y0 - y, color); + ili9341_drawpixel(x0 + y, y0 - x, color); + } + if (cornername & 0x8) + { + ili9341_drawpixel(x0 - y, y0 + x, color); + ili9341_drawpixel(x0 - x, y0 + y, color); + } + if (cornername & 0x1) + { + ili9341_drawpixel(x0 - y, y0 - x, color); + ili9341_drawpixel(x0 - x, y0 - y, color); + } + } +} + +void ili9341_fillcirclehelper(int16_t x0, int16_t y0, int16_t r,uint8_t cornername, int16_t delta,uint16_t color) +{ + int16_t f = 1 - r; + int16_t ddF_x = 1; + int16_t ddF_y = -2 * r; + int16_t x = 0; + int16_t y = r; + + while (x < y) + { + if (f >= 0) + { + y--; + ddF_y += 2; + f += ddF_y; + } + x++; + ddF_x += 2; + f += ddF_x; + + if (cornername & 0x1) + { + ili9341_drawvline(x0 + x, y0 - y, 2 * y + 1 + delta, color); + ili9341_drawvline(x0 + y, y0 - x, 2 * x + 1 + delta, color); + } + if (cornername & 0x2) + { + ili9341_drawvline(x0 - x, y0 - y, 2 * y + 1 + delta, color); + ili9341_drawvline(x0 - y, y0 - x, 2 * x + 1 + delta, color); + } + } +} + +void ili9341_drawrect(uint16_t x, uint16_t y, uint16_t w, uint16_t h,uint16_t color) +{ + ili9341_drawhline(x,y,w,color); + ili9341_drawhline(x,y+h-1,w,color); + ili9341_drawvline(x,y,h,color); + ili9341_drawvline(x+w-1,y,h,color); + /* + HLine(x, y, w, color); + HLine(x, y + h - 1, w, color); + VLine(x, y, h, color); + VLine(x + w - 1, y, h, color); + writecommand_last(ILI9341_NOP); + endSPITransaction(); + */ +} + +void ili9341_fillrect(uint16_t x,uint16_t y,uint16_t w,uint16_t h,uint16_t color) +{ + if((x >=TFT_WIDTH) || (y >=TFT_HEIGHT)) + { + return; + } + if((x+w-1)>=TFT_WIDTH) + { + w=TFT_WIDTH-x; + } + if((y+h-1)>=TFT_HEIGHT) + { + h=TFT_HEIGHT-y; + } + + ili9341_setaddress(x, y, x+w-1, y+h-1); + + for(y=h; y>0; y--) + { + for(x=w; x>0; x--) + { + ili9341_pushcolor(color); + } + } +} + +void ili9341_drawroundrect(int16_t x, int16_t y, int16_t w, int16_t h,int16_t r, uint16_t color) +{ + // smarter version + ili9341_drawhline(x + r, y, w - 2 * r, color); // Top + ili9341_drawhline(x + r, y + h - 1, w - 2 * r, color); // Bottom + ili9341_drawvline(x, y + r, h - 2 * r, color); // Left + ili9341_drawvline(x + w - 1, y + r, h - 2 * r, color); // Right + // draw four corners + ili9341_drawcirclehelper(x + r, y + r, r, 1, color); + ili9341_drawcirclehelper(x + w - r - 1, y + r, r, 2, color); + ili9341_drawcirclehelper(x + w - r - 1, y + h - r - 1, r, 4, color); + ili9341_drawcirclehelper(x + r, y + h - r - 1, r, 8, color); +} + +// Fill a rounded rectangle +void ili9341_fillroundrect(int16_t x, int16_t y, int16_t w, int16_t h,int16_t r, uint16_t color) +{ + // smarter version + ili9341_fillrect(x + r, y, w - 2 * r, h, color); + + // draw four corners + ili9341_fillcirclehelper(x + w - r - 1, y + r, r, 1, h - 2 * r - 1, color); + ili9341_fillcirclehelper(x + r, y + r, r, 2, h - 2 * r - 1, color); +} + +void ili9341_drawhollowcircle(uint16_t X, uint16_t Y, uint16_t radius, uint16_t color) +{ + int16_t x = radius-1; + int16_t y = 0; + int16_t dx = 1; + int16_t dy = 1; + int16_t err = dx - (radius << 1); + + while (x >= y) + { + ili9341_drawpixel(X + x, Y + y, color); + ili9341_drawpixel(X + y, Y + x, color); + ili9341_drawpixel(X - y, Y + x, color); + ili9341_drawpixel(X - x, Y + y, color); + ili9341_drawpixel(X - x, Y - y, color); + ili9341_drawpixel(X - y, Y - x, color); + ili9341_drawpixel(X + y, Y - x, color); + ili9341_drawpixel(X + x, Y - y, color); + + if (err <= 0) + { + y++; + err += dy; + dy += 2; + } + + if (err > 0) + { + x--; + dx += 2; + err += (-radius << 1) + dx; + } + } +} + + +void ili9341_drawfilledcircle(uint16_t X, uint16_t Y, uint16_t radius, uint16_t color) +{ + + int16_t x = radius; + int16_t y = 0; + int16_t xChange = 1 - (radius << 1); + int16_t yChange = 0; + int16_t radiusError = 0; + + while (x >= y) + { + for (uint16_t i = X - x; i <= X + x; i++) + { + ili9341_drawpixel(i, Y + y,color); + ili9341_drawpixel(i, Y - y,color); + } + + for (int i = X - y; i <= X + y; i++) + { + ili9341_drawpixel(i, Y + x,color); + ili9341_drawpixel(i, Y - x,color); + } + + y++; + radiusError += yChange; + yChange += 2; + + if (((radiusError << 1) + xChange) > 0) + { + x--; + radiusError += xChange; + xChange += 2; + } + } +} + +void ili9341_drawtriangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint16_t color) +{ + ili9341_drawline(x0, y0, x1, y1, color); + ili9341_drawline(x1, y1, x2, y2, color); + ili9341_drawline(x2, y2, x0, y0, color); +} + +void ili9341_filltriangle(int16_t x0, int16_t y0,int16_t x1, int16_t y1,int16_t x2, int16_t y2, uint16_t color) +{ + int16_t a, b, y, last; + + // Sort coordinates by Y order (y2 >= y1 >= y0) + if (y0 > y1) { + swap(y0, y1); swap(x0, x1); + } + if (y1 > y2) { + swap(y2, y1); swap(x2, x1); + } + if (y0 > y1) { + swap(y0, y1); swap(x0, x1); + } + + if(y0 == y2) { // Handle awkward all-on-same-line case as its own thing + a = b = x0; + if(x1 < a) a = x1; + else if(x1 > b) b = x1; + if(x2 < a) a = x2; + else if(x2 > b) b = x2; + ili9341_drawhline(a, y0, b-a+1, color); + return; + } + + int32_t + dx01 = x1 - x0, + dy01 = y1 - y0, + dx02 = x2 - x0, + dy02 = y2 - y0, + dx12 = x2 - x1, + dy12 = y2 - y1, + sa = 0, + sb = 0; + + // For upper part of triangle, find scanline crossings for segments + // 0-1 and 0-2. If y1=y2 (flat-bottomed triangle), the scanline y1 + // is included here (and second loop will be skipped, avoiding a /0 + // error there), otherwise scanline y1 is skipped here and handled + // in the second loop...which also avoids a /0 error here if y0=y1 + // (flat-topped triangle). + if(y1 == y2) last = y1; // Include y1 scanline + else last = y1-1; // Skip it + + for(y=y0; y<=last; y++) + { + a = x0 + sa / dy01; + b = x0 + sb / dy02; + sa += dx01; + sb += dx02; + /* longhand: + a = x0 + (x1 - x0) * (y - y0) / (y1 - y0); + b = x0 + (x2 - x0) * (y - y0) / (y2 - y0); + */ + if(a > b) swap(a,b); + ili9341_drawhline(a, y, b-a+1, color); + } + + // For lower part of triangle, find scanline crossings for segments + // 0-2 and 1-2. This loop is skipped if y1=y2. + sa = dx12 * (y - y1); + sb = dx02 * (y - y0); + for(; y<=y2; y++) + { + a = x1 + sa / dy12; + b = x0 + sb / dy02; + sa += dx12; + sb += dx02; + /* longhand: + a = x1 + (x2 - x1) * (y - y1) / (y2 - y1); + b = x0 + (x2 - x0) * (y - y0) / (y2 - y0); + */ + if(a > b) swap(a,b); + ili9341_drawhline(a, y, b-a+1, color); + } +} + +void ili9341_fillrecthgradient(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color1, uint16_t color2) +{ + x += _originx; + y += _originy; + + // Rectangular clipping + if ((x >= _displayclipx2) || (y >= _displayclipy2)) + { + return; + } + if (x < _displayclipx1) + { + w -= (_displayclipx1 - x); + x = _displayclipx1; + } + if (y < _displayclipy1) + { + h -= (_displayclipy1 - y); + y = _displayclipy1; + } + if ((x + w - 1) >= _displayclipx2) + { + w = _displayclipx2 - x; + } + if ((y + h - 1) >= _displayclipy2) + { + h = _displayclipy2 - y; + } + + int16_t r1, g1, b1, r2, g2, b2, dr, dg, db, r, g, b; + uint16_t color; + color565toRGB14(color1, &r1, &g1, &b1); + color565toRGB14(color2, &r2, &g2, &b2); + dr = (r2 - r1) / w; + dg = (g2 - g1) / w; + db = (b2 - b1) / w; + r = r1; + g = g1; + b = b1; + ili9341_setaddress(x, y, x + w - 1, y + h - 1); + for (y = h; y > 0; y--) + { + for (x = w; x > 1; x--) + { + color = RGB14tocolor565(r, g, b); + ili9341_pushcolor(color); + r += dr; + g += dg; + b += db; + } + color = RGB14tocolor565(r, g, b); + ili9341_pushcolor(color); + r = r1; + g = g1; + b = b1; + } +} + + + +void ili9341_fillrectvgradient(int16_t x, int16_t y, int16_t w, int16_t h,uint16_t color1, uint16_t color2) +{ + x += _originx; + y += _originy; + + // Rectangular clipping + if ((x >= _displayclipx2) || (y >= _displayclipy2)) + { + return; + } + if (x < _displayclipx1) + { + w -= (_displayclipx1 - x); + x = _displayclipx1; + } + if (y < _displayclipy1) + { + h -= (_displayclipy1 - y); + y = _displayclipy1; + } + if ((x + w - 1) >= _displayclipx2) + { + w = _displayclipx2 - x; + } + if ((y + h - 1) >= _displayclipy2) + { + h = _displayclipy2 - y; + } + + int16_t r1, g1, b1, r2, g2, b2, dr, dg, db, r, g, b; + color565toRGB14(color1, &r1, &g1, &b1); + color565toRGB14(color2, &r2, &g2, &b2); + dr = (r2 - r1) / h; + dg = (g2 - g1) / h; + db = (b2 - b1) / h; + r = r1; + g = g1; + b = b1; + + ili9341_setaddress(x, y, x + w - 1, y + h - 1); + for (y = h; y > 0; y--) + { + uint16_t color = RGB14tocolor565(r, g, b); + + for (x = w; x > 1; x--) + { + ili9341_pushcolor(color); + } + ili9341_pushcolor(color); + r += dr; + g += dg; + b += db; + } +} + + +void ili9341_setrotation(uint8_t m) +{ + uint8_t rotation; + ili9341_writecommand8(0x36); + rotation=m%4; + switch (rotation) + { + case 0: + ili9341_writedata8(0x40|0x08); + TFT_WIDTH = 240; + TFT_HEIGHT = 320; + break; + case 1: + ili9341_writedata8(0x20|0x08); + TFT_WIDTH = 320; + TFT_HEIGHT = 240; + break; + case 2: + ili9341_writedata8(0x80|0x08); + TFT_WIDTH = 240; + TFT_HEIGHT = 320; + break; + case 3: + ili9341_writedata8(0x40|0x80|0x20|0x08); + TFT_WIDTH = 320; + TFT_HEIGHT = 240; + break; + } + ili9341_updatedisplayclip(); + ili9341_setorigin(); + ili9341_setcliprect(); +} + diff --git a/src/ili9341gfx.c b/src/ili9341gfx.c new file mode 100644 index 0000000..3230580 --- /dev/null +++ b/src/ili9341gfx.c @@ -0,0 +1,676 @@ +#ifndef __ILI9341_H +#include "ili9341.h" +#endif + +#ifndef __ILI9341_GFX_H +#include "ili9341gfx.h" +#endif + +#include "glcdfont.h" +#include "font_typedef.h" + +extern volatile uint16_t TFT_WIDTH; +extern volatile uint16_t TFT_HEIGHT; + +volatile int16_t cursor_x; +volatile uint16_t cursor_y; +volatile uint16_t textcolor; +volatile uint16_t textbgcolor; +volatile uint8_t textsize; +uint16_t vsetx,vsety,vactualx,vactualy,isetx,isety,iactualx,iactualy; +uint8_t wrap=0; +ILI9341_t3_font_t font; + +void backuplocationvset(void)//backing up vset data start location to print next vset data in exact location +{ + vsetx=cursor_x; + vsety=cursor_y; +} + + +void backuplocationvactual(void)//backing up vactual data start location to print next vactual data in exact location +{ + vactualx=cursor_x; + vactualy=cursor_y; +} + +void backuplocationiset(void)//backing up iset data start location to print next iset data in exact location +{ + isetx=cursor_x; + isety=cursor_y; +} + + +void backuplocationiactual(void)//backing up iactual data start location to print next iactual data in exact location +{ + iactualx=cursor_x; + iactualy=cursor_y; +} + +static inline uint32_t fetchbit(const uint8_t *p, uint32_t index) +{ + return (p[index >> 3] & (0x80 >> (index & 7))); +} + +static uint32_t fetchbits_unsigned(const uint8_t *p, uint32_t index, uint32_t required) +{ + uint32_t val; + uint8_t *s = (uint8_t *)&p[index>>3]; + +#ifdef UNALIGNED_IS_SAFE + val = *(uint32_t *)s; // read 4 bytes - unaligned is ok + val = __builtin_bswap32(val); // change to big-endian order +#else + val = s[0] << 24; + val |= (s[1] << 16); + val |= (s[2] << 8); + val |= s[3]; +#endif + val <<= (index & 7); // shift out used bits + if (32 - (index & 7) < required) { // need to get more bits + val |= (s[4] >> (8 - (index & 7))); + } + val >>= (32-required); // right align the bits + return val; +} + +static uint32_t fetchbits_signed(const uint8_t *p, uint32_t index, uint32_t required) +{ + uint32_t val = fetchbits_unsigned(p, index, required); + if (val & (1 << (required - 1))) { + return (int32_t)val - (1 << required); + } + return (int32_t)val; +} + +void ili9341_setfont(const ILI9341_t3_font_t f) +{ + font = f; +} + + +void ili9341_setcursor(uint16_t x,uint16_t y)//set cursor at desired location to print data +{ + cursor_x=x; + cursor_y=y; +} + +void ili9341_settextcolor(uint16_t x,uint16_t y)//set text colour and text background colour +{ + textcolor=x; + textbgcolor=y; +} + +void ili9341_settextsize(uint8_t s) +{ + if(s>8) return; + textsize=(s>0) ? s: 1;//this operation means if s0 greater than 0,then s=s,else s=1 +} + + +void ili9341_drawcharbits(int16_t x, int16_t y, char c,uint16_t fgcolor, uint16_t bgcolor, uint8_t size_x,uint8_t size_y) +{ + if ((x >= TFT_WIDTH) || (y >= TFT_HEIGHT) || ((x + 6 * size_x - 1) < 0) || ((y + 8 * size_y - 1) < 0)) + { + return; + } + + if (fgcolor == bgcolor) + { + // This transparent approach is only about 20% faster + if ((size_x == 1) && (size_y == 1)) + { + uint8_t mask = 0x01; + int16_t xoff, yoff; + for (yoff = 0; yoff < 8; yoff++) + { + uint8_t line = 0; + for (xoff = 0; xoff < 5; xoff++) + { + if (glcdfont[c * 5 + xoff] & mask) + { + line |= 1; + } + line <<= 1; + } + line >>= 1; + xoff = 0; + while (line) + { + if (line == 0x1F) + { + ili9341_drawhline(x + xoff, y + yoff, 5, fgcolor); + break; + } + else if (line == 0x1E) + { + ili9341_drawhline(x + xoff, y + yoff, 4, fgcolor); + break; + } + else if ((line & 0x1C) == 0x1C) + { + ili9341_drawhline(x + xoff, y + yoff, 3, fgcolor); + line <<= 4; + xoff += 4; + } + else if ((line & 0x18) == 0x18) + { + ili9341_drawhline(x + xoff, y + yoff, 2, fgcolor); + line <<= 3; + xoff += 3; + } + else if ((line & 0x10) == 0x10) + { + ili9341_drawpixel(x + xoff, y + yoff, fgcolor); + line <<= 2; + xoff += 2; + } + else + { + line <<= 1; + xoff += 1; + } + } + mask = mask << 1; + } + } + else + { + uint8_t mask = 0x01; + int16_t xoff, yoff; + for (yoff = 0; yoff < 8; yoff++) + { + uint8_t line = 0; + for (xoff = 0; xoff < 5; xoff++) + { + if (glcdfont[c * 5 + xoff] & mask) + { + line |= 1; + } + line <<= 1; + } + line >>= 1; + xoff = 0; + while (line) + { + if (line == 0x1f) + { + ili9341_fillrect(x + xoff * size_x, y + yoff * size_y, 5 * size_x, size_y,fgcolor); + break; + } + else if (line == 0x1e) + { + ili9341_fillrect(x + xoff * size_x, y + yoff * size_y, 4 * size_x, size_y,fgcolor); + break; + } + else if ((line & 0x1c) == 0x1c) + { + ili9341_fillrect(x + xoff * size_x, y + yoff * size_y, 3 * size_x, size_y,fgcolor); + line <<= 4; + xoff += 4; + } + else if ((line & 0x18) == 0x18) + { + ili9341_fillrect(x + xoff * size_x, y + yoff * size_y, 2 * size_x, size_y,fgcolor); + line <<= 3; + xoff += 3; + } + else if ((line & 0x10) == 0x10) + { + ili9341_fillrect(x + xoff * size_x, y + yoff * size_y, size_x, size_y,fgcolor); + line <<= 2; + xoff += 2; + } + else + { + line <<= 1; + xoff += 1; + } + } + mask = mask << 1; + } + } + } + else + { + // This solid background approach is about 5 time faster + uint8_t xc, yc; + uint8_t xr, yr; + uint8_t mask = 0x01; + uint16_t color; + + // We need to offset by the origin. + x += _originx; + y += _originy; + int16_t x_char_start = x; // remember our X where we start outputting... + + if ((x >= _displayclipx2) || (y >= _displayclipy2) || ((x + 6 * size_x - 1) < _displayclipx1) || ((y + 8 * size_y - 1) <_displayclipy1)) + { + return; + } + // need to build actual pixel rectangle we will output into. + int16_t y_char_top = y; // remember the y + int16_t w = 6 * size_x; + int16_t h = 8 * size_y; + + if (x < _displayclipx1) + { + w -= (_displayclipx1 - x); + x = _displayclipx1; + } + if ((x + w - 1) >= _displayclipx2) + { + w = _displayclipx2 - x; + } + if (y < _displayclipy1) + { + h -= (_displayclipy1 - y); + y = _displayclipy1; + } + if ((y + h - 1) >= _displayclipy2) + { + h = _displayclipy2 - y; + } + ili9341_setaddress(x, y, x + w - 1, y + h - 1); + y = y_char_top; // restore the actual y. + for (yc = 0; (yc < 8) && (y < _displayclipy2); yc++) + { + for (yr = 0; (yr < size_y) && (y < _displayclipy2); yr++) + { + x = x_char_start; // get our first x position... + if (y >= _displayclipy1) + { + for (xc = 0; xc < 5; xc++) + { + if (glcdfont[c * 5 + xc] & mask) + { + color = fgcolor; + } + else + { + color = bgcolor; + } + for (xr = 0; xr < size_x; xr++) + { + if ((x >= _displayclipx1) && (x < _displayclipx2)) + { + ili9341_pushcolor(color); + } + x++; + } + } + for (xr = 0; xr < size_x; xr++) + { + if ((x >= _displayclipx1) && (x < _displayclipx2)) + { + ili9341_pushcolor(bgcolor); + } + x++; + } + } + y++; + } + mask = mask << 1; + } + } +} + + + + +void ili9341_drawfontbits(uint8_t opaque, uint32_t bits, uint32_t numbits, int32_t x, int32_t y, uint32_t repeat) { + if (bits == 0) { + if (opaque) { + ili9341_fillrect(x, y, numbits, repeat, textbgcolor); + } + } + else + { + int32_t x1 = x; + uint32_t n = numbits; + int16_t w; + int16_t bgw; + + w = 0; + bgw = 0; + + do { + n--; + if (bits & (1 << n)) { + if (bgw > 0) { + if (opaque) { + ili9341_fillrect(x1 - bgw, y, bgw, repeat, textbgcolor); + } + bgw = 0; + } + w++; + } + else + { + if (w > 0) { + ili9341_fillrect(x1 - w, y, w, repeat, textcolor); + w = 0; + } + bgw++; + } + x1++; + } + while (n > 0); + + if (w > 0) + { + ili9341_fillrect(x1 - w, y, w, repeat, textcolor); + } + + if (bgw > 0) + { + if (opaque) + { + ili9341_fillrect(x1 - bgw, y, bgw, repeat, textbgcolor); + } + } + } +} + +void ili9341_drawfontchar(unsigned char c) { + uint32_t bitoffset; + const uint8_t *data; + + if (c >= font.index1_first && c <= font.index1_last) { + bitoffset = c - font.index1_first; + bitoffset *= font.bits_index; + } + else if (c >= font.index2_first && c <= font.index2_last) + { + bitoffset = + c - font.index2_first + font.index1_last - font.index1_first + 1; + bitoffset *= font.bits_index; + } + else if (font.unicode) + { + return; // TODO: implement sparse unicode + } + else + { + return; + } + data = font.data + fetchbits_unsigned(font.index, bitoffset, font.bits_index); + + uint32_t encoding = fetchbits_unsigned(data, 0, 3); + if (encoding != 0) + { + return; + } + uint32_t width = fetchbits_unsigned(data, 3, font.bits_width); + bitoffset = font.bits_width + 3; + uint32_t height = fetchbits_unsigned(data, bitoffset, font.bits_height); + bitoffset += font.bits_height; + int32_t xoffset = fetchbits_signed(data, bitoffset, font.bits_xoffset); + bitoffset += font.bits_xoffset; + int32_t yoffset = fetchbits_signed(data, bitoffset, font.bits_yoffset); + bitoffset += font.bits_yoffset; + uint32_t delta = fetchbits_unsigned(data, bitoffset, font.bits_delta); + bitoffset += font.bits_delta; + if (cursor_x < 0) + { + cursor_x = 0; + } + int32_t origin_x = cursor_x + xoffset; + if (origin_x < 0) { + cursor_x -= xoffset; + origin_x = 0; + } + if (origin_x + (int)width >TFT_WIDTH) { + if (!wrap) + return; + origin_x = 0; + if (xoffset >= 0) { + cursor_x = 0; + } + else + { + cursor_x = -xoffset; + } + cursor_y += font.line_space; + } + if (cursor_y >= TFT_HEIGHT) + { + return; + } + // vertically, the top and/or bottom can be clipped + int32_t origin_y = cursor_y + font.cap_height - height - yoffset; + + // TODO: compute top skip and number of lines + int32_t linecount = height; + // uint32_t loopcount = 0; + int32_t y = origin_y; + uint8_t opaque; + textbgcolor != textcolor ? opaque=1 : (opaque=0); + + // Going to try a fast Opaque method which works similar to drawChar, which is + // near the speed of writerect + if (!opaque) { + while (linecount > 0) + { + uint32_t n = 1; + if (fetchbit(data, bitoffset++) != 0) + { + n = fetchbits_unsigned(data, bitoffset, 3) + 2; + bitoffset += 3; + } + uint32_t x = 0; + do + { + int32_t xsize = width - x; + if (xsize > 32) + { + xsize = 32; + } + + uint32_t bits = fetchbits_unsigned(data, bitoffset, xsize); + ili9341_drawfontbits(opaque, bits, xsize, origin_x + x, y, n); + bitoffset += xsize; + x += xsize; + } + while (x < width); + + y += n; + linecount -= n; + } + } // 1bpp + // opaque + else + { + // Now opaque mode... + // Now write out background color for the number of rows above the above the + // character + // figure out bounding rectangle... + // In this mode we need to update to use the offset and bounding rectangles + // as we are doing it it direct. + // also update the Origin + uint16_t cursor_x_origin = cursor_x + _originx; + uint16_t cursor_y_origin = cursor_y + _originy; + origin_x += _originx; + origin_y += _originy; + + int16_t start_x = (origin_x < cursor_x_origin) ? origin_x : cursor_x_origin; + if (start_x < 0) + { + start_x = 0; + } + int16_t start_y = (origin_y < cursor_y_origin) ? origin_y : cursor_y_origin; + if (start_y < 0) + { + start_y = 0; + } + uint16_t end_x = cursor_x_origin + delta; + if ((origin_x + (int)width) > end_x) + { + end_x = origin_x + (int)width; + } + if (end_x >= _displayclipx2) + { + end_x = _displayclipx2; + } + uint16_t end_y = cursor_y_origin + font.line_space; + if ((origin_y + (int)height) > end_y) + { + end_y = origin_y + (int)height; + } + if (end_y >= _displayclipy2) + { + end_y = _displayclipy2; + } + end_x--; // setup to last one we draw + end_y--; + uint16_t start_x_min = (start_x >= _displayclipx1) ? start_x : _displayclipx1; + uint16_t start_y_min = (start_y >= _displayclipy1) ? start_y : _displayclipy1; + + // See if anything is in the display area. + + if ((end_x < _displayclipx1) || (start_x >= _displayclipx2) || (end_y < _displayclipy1) || (start_y >= _displayclipy2)) + { + cursor_x += delta; // could use goto or another indent level... + return; + } + + //setAddr(start_x, start_y_min, end_x, end_y); + //writecommand_cont(ILI9341_RAMWR); + ili9341_setaddress(start_x, start_y, end_x, end_y); + uint16_t screen_y = start_y_min; + uint16_t screen_x; + + // Clear above character + while (screen_y < origin_y) + { + for (screen_x = start_x_min; screen_x <= end_x; screen_x++) { + ili9341_pushcolor(textbgcolor); + } + screen_y++; + } + + + // Now lets process each of the data lines. + screen_y = origin_y; + while (linecount > 0) + { + uint32_t b = fetchbit(data, bitoffset++); + uint32_t n; + if (b == 0) + { + n = 1; + } + else + { + n = fetchbits_unsigned(data, bitoffset, 3) + 2; + bitoffset += 3; + } + uint32_t bitoffset_row_start = bitoffset; + while (n--) + { + // do some clipping here. + bitoffset = bitoffset_row_start; // we will work through these bits + // maybe multiple times + // We need to handle case where some of the bits may not be visible, + // but we still need to + // read through them + // _displayclipx1, _displayclipx2); + if ((screen_y >= _displayclipy1) && (screen_y < _displayclipy2)) + { + for (screen_x = start_x; screen_x < origin_x; screen_x++) + { + if ((screen_x >= _displayclipx1) && (screen_x < _displayclipx2)) + { + ili9341_pushcolor(textbgcolor); + } + } + } + uint32_t x = 0; + screen_x = origin_x; + do + { + uint32_t xsize = width - x; + if (xsize > 32) + { + xsize = 32; + } + uint32_t bits = fetchbits_unsigned(data, bitoffset, xsize); + uint32_t bit_mask = 1 << (xsize - 1); + if ((screen_y >= _displayclipy1) && (screen_y < _displayclipy2)) + { + while (bit_mask) + { + if ((screen_x >= _displayclipx1) && (screen_x < _displayclipx2)) + { + ili9341_pushcolor((bits & bit_mask) ? textcolor : textbgcolor); + } + bit_mask = bit_mask >> 1; + screen_x++; // Current actual screen X + } + bitoffset += xsize; + } + x += xsize; + } + while (x < width); + if ((screen_y >= _displayclipy1) && (screen_y < _displayclipy2)) + { + // output bg color and right hand side + while (screen_x++ <= end_x) + { + ili9341_pushcolor(textbgcolor); + } + } + screen_y++; + linecount--; + } + } + + screen_x = (end_y + 1 - screen_y) * (end_x + 1 - start_x_min); // How many bytes we need to still output + while(screen_x-- >1) + { + ili9341_pushcolor(textbgcolor); + } + ili9341_pushcolor(textbgcolor); + } + // 1bpp + // Increment to setup for the next character. + cursor_x += delta; +} + +void ili9341_drawchar(char c) +{ + if (c == '\n') + { + cursor_y += textsize*8; + cursor_x = 0; + } + else if (c == '\r') + { + } + else { + ili9341_drawcharbits(cursor_x, cursor_y, c, textcolor, textbgcolor, textsize, textsize); + cursor_x += textsize*6; + if (wrap && (cursor_x > (TFT_WIDTH - textsize*6))) + { + cursor_y += textsize*8; + cursor_x = 0; + } + } +} + + +void ili9341_out(char *strn) { + register char c; + while((c= *strn++)) { + if(font.index!=0) + { + ili9341_drawfontchar(c); + } + else + { + ili9341_drawchar(c); + } + } +} + + diff --git a/src/main.c b/src/main.c new file mode 100644 index 0000000..b444db9 --- /dev/null +++ b/src/main.c @@ -0,0 +1,1967 @@ +/* + * This file is part of the ??OS++ distribution. + * (https://github.com/micro-os-plus) + * Copyright (c) 2014 Liviu Ionescu. + * + * Permission is hereby granted, free of charge, to any person + * obtaining a copy of this software and associated documentation + * files (the "Software"), to deal in the Software without + * restriction, including without limitation the rights to use, + * copy, modify, merge, publish, distribute, sublicense, and/or + * sell copies of the Software, and to permit persons to whom + * the Software is furnished to do so, subject to the following + * conditions: + * + * The above copyright notice and this permission notice shall be + * included in all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR + * OTHER DEALINGS IN THE SOFTWARE. + */ + +// ---------------------------------------------------------------------------- + +#pragma GCC diagnostic ignored "-Wunknown-pragmas" + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include "delay.h" +#include "ili9341.h" +#include "ili9341gfx.h" +#include "font_Arial.h" +#include "glcdfont.h" +#include "i2c.h" + +#include <24aaxx.h> + +//#define PHASE_A (GPIOA->IDR & 0x200) +//#define PHASE_B (GPIOA->IDR & 0x400) +//#define KEY (GPIOA->IDR & 0x100) + +#define PHASE_A (GPIOB->IDR & 0x2) +#define PHASE_B (GPIOB->IDR & 0x4) +#define KEY (GPIOB->IDR & 0x1) + +#define MCP3426 0x68 +#define MCP3421 0x68 +#define MCP4728 0x60 +#define MCP9808 0x18 + +#define ADC_VOLT 0.8073F + +volatile uint16_t btn_hb=0; +volatile uint8_t set_mode=2; +volatile uint8_t read_adc=1; +volatile uint8_t keyfunc=0; +volatile uint8_t enc_event=0; +volatile int8_t enc_delta; +volatile uint16_t timer=0; +volatile uint8_t run=0; +volatile uint8_t check_temp=1; +volatile uint8_t timeout=0; +static int8_t enc_last; + +extern struct i2c_struct_type i2c; +extern volatile uint8_t ili9341_buf; + +void RCC_Configuration(void); + +void i_to_a (char *a, uint32_t number, uint8_t count) +{ + a += count; + *a = '\0'; + + while (count--) + { + *--a = (number % 10) + '0'; + number /= 10; + } +} + +void encode_init( void ) +{ + int8_t enc_new; + + enc_new = 0; + if( PHASE_A ) + enc_new = 3; + if( PHASE_B ) + enc_new ^= 1; // convert gray to binary + enc_last = enc_new; // power on state + enc_delta = 0; +} + +int8_t encode_read4( void ) // read four step encoders { +{ + int8_t enc_ret; + + enc_ret = enc_delta; + enc_delta = enc_ret & 3; + + return enc_ret >> 2; +} + + + +void mcp4728_set_reference(uint8_t data) +{ + data = data & 0xf; + data += 0x80; + + i2c_write(I2C1,&data,1,MCP4728); +} + +void mcp4728_set_gain(uint8_t data) +{ + data = data & 0xf; + data += 0xc0; + + i2c_write(I2C1,&data,1,MCP4728); +} + +void mcp4728_set_pd(uint8_t data) +{ + uint8_t tmp[2] = { 0,0 }; + + tmp[0]=0xa0+((data & 0xf0)>>4); + tmp[1]=(data & 0xf)<<4; + + i2c_write(I2C1,tmp,2,MCP4728); +} + +void mcp4728_write_dac(uint8_t channel, uint16_t data, uint8_t ref, uint8_t gain) +{ + + //uint8_t a,b,c; + uint8_t tmp[3] = { 0x58,0,0 }; + + tmp[0] += ((channel & 0x3)<<1); + tmp[1] = ((ref & 0x1)<<7); + if(gain) + { + tmp[1] += 0x10; + } +// b += ((gain & 0x1)<<4); + + if(!data) + { + tmp[1] += 0x20; + } + tmp[1] += (uint8_t)((data & 0xf00)>>8); + //c = (uint8_t)(data & 0xff); + + //tmp[0]=0x58+((channel & 0x3)<<1); + //tmp[1]=b; + tmp[2]=data & 0xff; + + i2c_write(I2C1,tmp,3,MCP4728); + //i2c_start(); + /* + i2c_set_nbytes(3); + i2c_autoend(0); + i2c_write_addr(MCP4728,WRITE); + i2c_start(); + while(!(I2C1->ISR & I2C_ISR_TXIS)); + i2c_write(a); + while(!(I2C1->ISR & I2C_ISR_TXIS)); + i2c_write(b); + while(!(I2C1->ISR & I2C_ISR_TXIS)); + i2c_write(c); + while(!(I2C1->ISR & I2C_ISR_TC)); + //i2c_reset(); + i2c_stop(); + */ +} + +void mcp4728_write_fast_dac(uint16_t *data) +{ + + uint8_t tmp[8] = { 0,0,0,0,0,0,0,0 }; + + for(uint8_t i=0;i<4;i++) + { + if(!data[i]) + { + data[i]+=0x1000; + } + + tmp[(i*2)+1]=(uint8_t)(data[i] & 0xff); + tmp[i*2]=((uint8_t)((data[i] & 0xff00)>>8)); + } + + i2c_write(I2C1,tmp,8,MCP4728); + +} + +void mcp4728_general_update(void) +{ +/* i2c_start(); + i2c_write_addr(MCP4728,WRITE); + i2c_write(0); + i2c_write(0x8); + i2c_stop(); +*/ +} + +void mcp3426_config(uint8_t cnf) +{ + i2c_write(I2C1,&cnf,1,MCP3426); + /* + i2c_autoend(0); + i2c_set_nbytes(1); + i2c_write_addr(MCP3426,WRITE); + i2c_start(); + while(!(I2C1->ISR & I2C_ISR_TXIS)); + i2c_write(cnf); + while(!(I2C1->ISR & I2C_ISR_TC)); + */ + //i2c_start(); + //while(!(I2C1->ISR & I2C_ISR_TXIS)); + //while(!(I2C1->ISR & I2C_ISR_TC)); + + i2c_stop(I2C1); +} + +/* +uint16_t mcp3426_read(uint8_t chan) +{ + + uint16_t tmp; + uint8_t status; + chan=(chan & 0x1)<<5; + chan+=0x88; + + + i2c_autoend(0); + i2c_set_nbytes(1); + i2c_write_addr(MCP3426,WRITE); + i2c_start(); + while(!(I2C1->ISR & I2C_ISR_TXIS)); + i2c_write(chan); + while(!(I2C1->ISR & I2C_ISR_TC)); + + do + { + tmp=0; + i2c_set_nbytes(3); + i2c_write_addr(MCP3426,READ); + i2c_start(); + while(!(I2C1->ISR & I2C_ISR_RXNE)); + tmp=((uint16_t)(i2c_read_ack()) << 8); + while(!(I2C1->ISR & I2C_ISR_RXNE)); + tmp+=i2c_read_ack(); + while(!(I2C1->ISR & I2C_ISR_RXNE)); + status=i2c_read_nack(); + i2c_stop(); + + } + + while (status & 0x80); + if(tmp & 0x8000) { + return 0; + } + else { + return tmp; + } +} +*/ + +void mcp3421_config(uint8_t cnf, uint8_t device) +{ + uint16_t cycle; + + if(i2c.state==I2C_IDLE && i2c.device==0) + { + i2c_autoend(I2C1,0); + i2c_set_nbytes(I2C1,1); + i2c_write_addr(I2C1,MCP3421+device,WRITE); + i2c.device=MCP3421+device; + + i2c.rx_idx=0; + i2c.tx_idx=1; + i2c.buf_cnt=0; + i2c.tx_buf[0]=cnf; + I2C1->CR1 |= I2C_CR1_TXIE | I2C_CR1_TCIE; + i2c_start(I2C1); + + } + + cycle=(uint16_t)(SystemCoreClock/(100000/i2c.tx_idx)); + + while(cycle--) + { + asm("NOP"); + } + (void)I2C1->ICR; + + if(i2c.state==I2C_SENDING_DATA && i2c.device==MCP3421+device) + { + i2c.state=0; + i2c.device=0; + } + I2C1->ICR=0; +} + +uint32_t mcp3421_read(uint8_t device) +{ + + uint32_t tmp=0; + uint8_t temp[3]; + + i2c_read_ack(I2C1,temp,3,MCP3421+device); + + tmp=temp[0]<<16; + tmp+=temp[1]<<8; + tmp+=temp[2]; + + if(tmp & 0x20000) { + return 0; + } + else { + return tmp; + } + +} + + +uint16_t mcp9808_read(void) +{ + uint16_t temp=0; + uint16_t cycle; + + if(i2c.state==I2C_IDLE && i2c.device==0) + { + i2c_autoend(I2C1,0); + i2c_set_nbytes(I2C1,1); + i2c_write_addr(I2C1,MCP9808,WRITE); + i2c.device=MCP9808; + + i2c.rx_idx=0; + i2c.tx_idx=1; + i2c.buf_cnt=0; + i2c.tx_buf[0]=0x5; + I2C1->CR1 |= I2C_CR1_TCIE | I2C_CR1_TXIE; + + i2c_start(I2C1); + + + } + cycle=(uint16_t)(SystemCoreClock/(100000/i2c.tx_idx)); + + while(cycle--) + { + asm("NOP"); + } + + I2C1->ICR=0; + + if(i2c.state==I2C_SENDING_DATA && i2c.device==MCP9808) + { + i2c_autoend(I2C1,0); + i2c_set_nbytes(I2C1,2); + i2c_write_addr(I2C1,MCP9808,READ); + i2c.device=MCP9808; + + i2c.rx_idx=2; + i2c.tx_idx=0; + i2c.buf_cnt=0; + I2C1->CR1 |= I2C_CR1_RXIE; + i2c_start(I2C1); + + cycle=(uint16_t)(SystemCoreClock/(100000/i2c.rx_idx)); + + while(cycle--) + { + asm("NOP"); + } + + I2C1->ICR=0; + } + + if(i2c.state==I2C_RECEIVING_DATA && i2c.device==MCP9808) + { + + temp=(i2c.rx_buf[0] & 0xf) <<12; + temp+=i2c.rx_buf[1]<<4; + i2c.state=0; + i2c.device=0; + } + + I2C1->ICR=0; + + return temp; +} + +void mcp9808_setalert(uint8_t upper, uint8_t lower, uint8_t crit) +{ + + uint8_t tmp[3] = {0x1,0x0,0x1c}; + + i2c_write(I2C1,tmp,3,MCP9808); + + /* + i2c_autoend(0); + i2c_set_nbytes(3); + i2c_write_addr(MCP9808,WRITE); + i2c_start(); + while(!(I2C1->ISR & I2C_ISR_TXIS)); + i2c_write(0x1); + while(!(I2C1->ISR & I2C_ISR_TXIS)); + i2c_write(0x0); + while(!(I2C1->ISR & I2C_ISR_TXIS)); + i2c_write(0x1c); + while(!(I2C1->ISR & I2C_ISR_TC)); + */ + //i2c_stop(); + //i2c_reset(); + + tmp[0]=0x2; + tmp[1]=(uint8_t)((upper & 0xf0)>>4); + tmp[2]=(uint8_t)((upper & 0xf)<<4); + + i2c_write(I2C1,tmp,3,MCP9808); + + /* + i2c_autoend(0); + i2c_set_nbytes(3); + i2c_write_addr(MCP9808,WRITE); + i2c_start(); + while(!(I2C1->ISR & I2C_ISR_TXIS)); + i2c_write(0x2); + while(!(I2C1->ISR & I2C_ISR_TXIS)); + i2c_write((uint8_t)((upper & 0xf0)>>4)); + while(!(I2C1->ISR & I2C_ISR_TXIS)); + i2c_write((uint8_t)((upper & 0xf)<<4)); + while(!(I2C1->ISR & I2C_ISR_TC)); + */ + //i2c_reset(); + + tmp[0]=0x3; + tmp[1]=(uint8_t)((lower & 0xf0)>>4); + tmp[2]=(uint8_t)((lower & 0xf)<<4); + + i2c_write(I2C1,tmp,3,MCP9808); + + + + /* + i2c_autoend(0); + i2c_set_nbytes(3); + i2c_write_addr(MCP9808,WRITE); + i2c_start(); + while(!(I2C1->ISR & I2C_ISR_TXIS)); + i2c_write(0x3); + while(!(I2C1->ISR & I2C_ISR_TXIS)); + i2c_write((uint8_t)((lower & 0xf0)>>4)); + while(!(I2C1->ISR & I2C_ISR_TXIS)); + i2c_write((uint8_t)((lower & 0xf)<<4)); + while(!(I2C1->ISR & I2C_ISR_TC)); + */ + //i2c_reset(); + + tmp[0]=0x4; + tmp[1]=(uint8_t)((crit & 0xf0)>>4); + tmp[2]=(uint8_t)((crit & 0xf)<<4); + + i2c_write(I2C1,tmp,3,MCP9808); + + /* + i2c_autoend(0); + i2c_set_nbytes(3); + i2c_write_addr(MCP9808,WRITE); + i2c_start(); + while(!(I2C1->ISR & I2C_ISR_TXIS)); + i2c_write(0x4); + while(!(I2C1->ISR & I2C_ISR_TXIS)); + i2c_write((uint8_t)((crit & 0xf0)>>4)); + while(!(I2C1->ISR & I2C_ISR_TXIS)); + i2c_write((uint8_t)((crit & 0xf)<<4)); + while(!(I2C1->ISR & I2C_ISR_TC)); + i2c_stop(); + */ + +} + +void show_amperes(uint16_t amperes, uint8_t factor) { + + uint8_t amp[4],i; + char text[4]; + + amp[3]=(amperes/1000); + amp[2]=(amperes%1000)/100; + amp[1]=(amperes%100)/10; + amp[0]=(amperes%10); + ili9341_setfont(Arial_36); + ili9341_setcursor(28,12); + for(i=4;i>0;i--) + { + if(factor==(i-1)) + { + ili9341_settextcolor(BLACK,AMPERE); + } + else + { + ili9341_settextcolor(AMPERE,BLACK); + } + if(i==4) + { + i_to_a(text,amp[i-1],2); + } + else + { + i_to_a(text,amp[i-1],1); + } + ili9341_out(text); + if(i==4) + { + ili9341_settextcolor(AMPERE,BLACK); + ili9341_out("."); + } + } + + ili9341_setfont(Arial_10); + ili9341_setcursor(186,18); + ili9341_settextcolor(AMPERE,BLACK); + ili9341_out("Amps"); +} + +void show_voltage(uint16_t volt) { + uint8_t tmp1; + uint16_t tmp2; + char text[4]; + + tmp1=volt/1000; + tmp2=volt%1000; + + ili9341_setfont(Arial_36); + ili9341_setcursor(0,67); + ili9341_settextcolor(VOLT,BLACK); + i_to_a(text,tmp1,3); + ili9341_out(text); + ili9341_out("."); + i_to_a(text,tmp2,3); + ili9341_out(text); + ili9341_setcursor(186,73); + ili9341_setfont(Arial_10); + ili9341_out("Volt"); +} + +/* +void show_dec_mark(uint16_t dec) { + +// ili9341_setcursor(4,41); +// ili9341_settextsize(4); +// ili9341_settextcolor(RED,BLACK); + ili9341_drawhline(4,75,180,BLACK); + switch(dec) + { + case 1: + //ili9341_out(" _"); + ili9341_drawhline(148,75,20,RED); + break; + case 10: + //ili9341_out(" _ "); + ili9341_drawhline(124,75,20,RED); + break; + case 100: + //ili9341_out(" _ "); + ili9341_drawhline(100,75,20,RED); + break; + case 1000: + //ili9341_out(" _ "); + ili9341_drawhline(28,75,44,RED); + break; + } +} +*/ + +void show_status(uint8_t stat) +{ + if(stat) + { + ili9341_fillrect(226,11,97,49,RED); + ili9341_setcursor(240,30); + ili9341_settextcolor(WHITE,RED); + ili9341_setfont(Arial_13); + ili9341_out("Running"); + } + else + { + ili9341_fillrect(226,11,97,49,DARKGREEN); + ili9341_setcursor(240,30); + ili9341_settextcolor(WHITE,DARKGREEN); + ili9341_setfont(Arial_13); + ili9341_out("Standby"); + } +} + +void show_watt(uint32_t watt) { + uint8_t tmp1; + uint16_t tmp2; + char text[4]; + + tmp1=watt/1000; + tmp2=watt%1000; + ili9341_setcursor(0,115); + //ili9341_settextsize(3); + ili9341_setfont(Arial_36); + ili9341_settextcolor(WATT,BLACK); + i_to_a(text,tmp1,3); + ili9341_out(text); + ili9341_out("."); + i_to_a(text,tmp2,3); + ili9341_out(text); + //ili9341_settextsize(1); + ili9341_setcursor(186,121); + ili9341_setfont(Arial_10); + ili9341_out("Watt"); +} + +void show_resistance(uint32_t resistance) { + uint8_t tmp1; + uint16_t tmp2; + char text[5]; + + ili9341_settextcolor(OHM,BLACK); + if((resistance>99999) || (resistance==0) ) + { + ili9341_fillrect(6,164,180,43,BLACK); + //ili9341_setcursor(14,166); + //ili9341_settextsize(3); + //ili9341_settextcolor(BLUE,BLACK); + //ili9341_out(" "); + //ili9341_write(0x82); + //ili9341_out(" "); + } + else + { + ili9341_setcursor(28,164); + //ili9341_settextsize(3); + ili9341_setfont(Arial_36); + tmp1=resistance%10; + tmp2=resistance/10; + i_to_a(text,tmp2,4); + ili9341_out(text); + ili9341_out("."); + i_to_a(text,tmp1,1); + ili9341_out(text); + + //ili9341_out(0x81); + + } + ili9341_setcursor(186,170); + //ili9341_settextsize(1); + ili9341_setfont(Arial_10); + ili9341_out("Ohms"); + //ili9341_write(0x80); +} + +void show_cutoffvoltage(uint16_t voltage) +{ + char text[4]; + + ili9341_settextcolor(NPURPLE,LIGHTGREY); + ili9341_setfont(Arial_13); + ili9341_setcursor(253,151); + i_to_a(text,voltage/100,3); + ili9341_out(text); + ili9341_out("."); + i_to_a(text,voltage%100,2); + ili9341_out(text); + ili9341_out("V"); +} + +void show_readbackcurrent(uint32_t current) +{ + char text[4]; + + //current-=256; + current*=10000; + //current/=64000; + current/=64750; + current-=4; + ili9341_settextcolor(LILAS,LIGHTGREY); + ili9341_setfont(Arial_13); + ili9341_setcursor(253,132); + i_to_a(text,current/1000,2); + ili9341_out(text); + i_to_a(text,current%1000,3); + ili9341_out("."); + ili9341_out(text); + ili9341_out("A"); +} + +void show_temperature(uint16_t temperature) { + + uint16_t tmp1,tmp2; + char text[5]; + + tmp1 = (temperature & 0xff00)>>8; + tmp2 = (temperature & 0xf0) >> 4; + + ili9341_settextcolor(RED,LIGHTGREY); + ili9341_setfont(Arial_13); + ili9341_setcursor(256,168); + i_to_a(text,tmp1,3); + ili9341_out(text); + ili9341_out("."); + tmp1=0; + if(tmp2 & 0x8) { + tmp1+=5000; + } + if(tmp2 & 0x4) { + tmp1+=2500; + } + if(tmp2 & 0x2) { + tmp1+=1250; + } + if(tmp2 & 0x1) { + tmp1+=625; + } + i_to_a(text,tmp1/1000,1); + ili9341_out(text); + ili9341_out(" "); + ili9341_setfont(Arial_8); + ili9341_setcursor(302,165); + ili9341_out("o"); + ili9341_setcursor(307,168); + ili9341_setfont(Arial_13); + ili9341_out("C"); + +} + +uint8_t bcd_to_epphex(uint8_t nmb) +{ + uint8_t o_0,d_1; + + o_0=nmb%10; + d_1=(nmb-o_0)/10; + d_1*=0x10; + d_1+=(o_0*2); + + return d_1; + +} + +void show_dacvals(uint16_t * data) +{ + char text[5]; + ili9341_setfont(Arial_9); + ili9341_settextcolor(BLACK,LIGHTGREY); + ili9341_setcursor(245,204); + i_to_a(text,data[0],4); + ili9341_out(text); + ili9341_out(" "); + i_to_a(text,data[1],4); + ili9341_out(text); + ili9341_setcursor(245,220); + i_to_a(text,data[2],4); + ili9341_out(text); + ili9341_out(" "); + i_to_a(text,data[3],4); + ili9341_out(text); +} + +void fet_pulldown(uint16_t *data) +{ + uint8_t i; + uint16_t t=0x100; + + for(i=0;i<4;i++) + { + if(!data[i]) + { + GPIOA->BSRR = (uint32_t)(t<BRR = (uint32_t)(t<APB1RSTR |= RCC_APB1RSTR_I2C1RST; + RCC->APB1RSTR &= ~RCC_APB1RSTR_I2C1RST; + + i2c_init(I2C1); + + + GPIOA->MODER |= GPIO_MODER_MODER0_0 | GPIO_MODER_MODER1_0 | GPIO_MODER_MODER2_0 | GPIO_MODER_MODER3_0 | GPIO_MODER_MODER4_1 | + GPIO_MODER_MODER5_1 | GPIO_MODER_MODER6_1 | GPIO_MODER_MODER7_1 | GPIO_MODER_MODER8_0 | GPIO_MODER_MODER9_0 | + GPIO_MODER_MODER10_0 | GPIO_MODER_MODER11_0; + + GPIOA->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR0 | GPIO_OSPEEDER_OSPEEDR1 | GPIO_OSPEEDER_OSPEEDR2 | GPIO_OSPEEDER_OSPEEDR3 | + GPIO_OSPEEDER_OSPEEDR4 | GPIO_OSPEEDER_OSPEEDR5 | GPIO_OSPEEDER_OSPEEDR6 | GPIO_OSPEEDER_OSPEEDR7 | + GPIO_OSPEEDER_OSPEEDR8 | GPIO_OSPEEDER_OSPEEDR9 | GPIO_OSPEEDER_OSPEEDR10 | GPIO_OSPEEDER_OSPEEDR11; + + GPIOA->PUPDR |= GPIO_PUPDR_PUPDR12_0 | GPIO_PUPDR_PUPDR15_0; + GPIOA->AFR[0] = 0x0; + + GPIOB->MODER |= GPIO_MODER_MODER4_1 | GPIO_MODER_MODER6_1 | GPIO_MODER_MODER7_1 | GPIO_MODER_MODER8_0 | GPIO_MODER_MODER9_0 | + GPIO_MODER_MODER12_0; + GPIOB->OTYPER |= GPIO_OTYPER_OT_6 | GPIO_OTYPER_OT_7; + GPIOB->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR4 | GPIO_OSPEEDER_OSPEEDR6 | GPIO_OSPEEDER_OSPEEDR7 | GPIO_OSPEEDER_OSPEEDR8 | GPIO_OSPEEDER_OSPEEDR9; + GPIOB->PUPDR |= GPIO_PUPDR_PUPDR0_0 | GPIO_PUPDR_PUPDR1_0 | GPIO_PUPDR_PUPDR2_0 | GPIO_PUPDR_PUPDR3_0 | + GPIO_PUPDR_PUPDR6_0 | GPIO_PUPDR_PUPDR7_0; + GPIOB->AFR[0] = 0x11010000; + + SPI1->CR1 |= SPI_CR1_MSTR; // | SPI_CR1_SSI | SPI_CR1_SSM; + SPI1->CR2 |= SPI_CR2_SSOE | SPI_CR2_FRXTH | SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2; + //SPI1->CR2 = 0x1700; + SPI1->CR1 |= SPI_CR1_SPE; + NVIC->ISER[0] |= (1<<(SPI1_IRQn & 0x1f)); + + TIM3->PSC = 7; + TIM3->ARR = 250; + TIM3->CCR1 = 0; + TIM3->CCMR1 |= TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1PE; + TIM3->CCER |= TIM_CCER_CC1E | TIM_CCER_CC1P; + TIM3->BDTR |= TIM_BDTR_MOE; + TIM3->CR1 |= TIM_CR1_CEN; // | TIM_CR1_CMS_0; // | TIM_CR1_DIR; + TIM3->EGR |= TIM_EGR_UG; + + TIM14->PSC = 249; // Timer14 333ms + TIM14->ARR = 63935; + TIM14->CR1 |= TIM_CR1_URS; + TIM14->DIER |= TIM_DIER_UIE; + TIM14->CR1 |= (TIM_CR1_CEN); + + TIM15->PSC = 749; + TIM15->ARR = 63999; + TIM15->DIER |= TIM_DIER_UIE; + TIM15->CR1 |= TIM_CR1_CEN; + + TIM16->PSC = 0; // Timer3 500uS + TIM16->ARR = 23999; //18001; + //TIM3->CR1 |= TIM_CR1_URS; + TIM16->DIER |= TIM_DIER_UIE; + TIM16->CR1 |= (TIM_CR1_CEN); + + RCC->APB1ENR |= RCC_APB1ENR_PWREN; + PWR->CR |= PWR_CR_DBP; + + RCC->BDCR |= RCC_BDCR_BDRST; + RCC->BDCR &= ~(RCC_BDCR_BDRST); + + PWR->CR |= PWR_CR_DBP; + + RCC->BDCR &= ~(RCC_BDCR_LSEBYP); + RCC->BDCR |= RCC_BDCR_LSEON; // enable LSE + while((RCC->BDCR & RCC_BDCR_LSERDY)==0); + + RCC->BDCR |= RCC_BDCR_RTCSEL_LSE; // LSE clock source select + RCC->BDCR |= RCC_BDCR_RTCEN; // RTC enable + + RTC->WPR = 0xca; + RTC->WPR = 0x53; + /* Reset TR, DR and CR registers */ + RTC->TR = (uint32_t)0x00000000; + RTC->WUTR = (uint32_t)0x0000FFFF; + RTC->DR = (uint32_t)0x00002101; + RTC->CR &= (uint32_t)0x00000000; + RTC->PRER = (uint32_t)0x007F00FF; + RTC->ALRMAR = (uint32_t)0x00000000; + RTC->SHIFTR = (uint32_t)0x00000000; + RTC->CALR = (uint32_t)0x00000000; + RTC->ALRMASSR = (uint32_t)0x00000000; + RTC->CR |= RTC_CR_COE; + + /* Reset ISR register and exit initialization mode */ + RTC->ISR = (uint32_t)0x00000000; + + /* Reset Tamper and alternate functions configuration register */ + RTC->TAFCR = 0x00000000; + + RTC->WPR = 0xff; + + //RCC->APB1ENR &= ~RCC_APB1ENR_PWREN; + PWR->CR |= PWR_CR_DBP; + + RTC->WPR = 0xca; + RTC->WPR = 0x53; + //RTC->ISR |= RTC_ISR_INIT; + RTC->CR &= ~RTC_CR_ALRAE; + while(!(RTC->ISR & RTC_ISR_ALRAWF)); + RTC->ALRMAR = 0x80808080; + RTC->CR |= RTC_CR_ALRAIE | RTC_CR_ALRAE; // | RTC_CR_COE | RTC_CR_COSEL; // | RTC_CR_OSEL_1; + RTC->WPR = 0xff; + //RTC->WPR = 0x64; + + RTC->WPR = 0xca; + RTC->WPR = 0x53; + + RTC->ISR |= RTC_ISR_INIT; + while((RTC->ISR & RTC_ISR_INITF)!=RTC_ISR_INITF); + RTC->TR = 0x0; + RTC->ISR &=~ RTC_ISR_INIT; + while((RTC->ISR & RTC_ISR_RECALPF) == RTC_ISR_RECALPF); + RTC->WPR = 0xff; + EXTI->IMR |= EXTI_IMR_MR17; + EXTI->RTSR |= EXTI_RTSR_TR17; + + + RCC->APB1ENR |= RCC_APB1ENR_PWREN; + + SYSCFG->EXTICR[0] |= SYSCFG_EXTICR1_EXTI3_PB; + EXTI->IMR |= EXTI_IMR_MR3; + EXTI->EMR |= EXTI_EMR_MR3; + EXTI->FTSR |= EXTI_FTSR_TR3; + + encode_init(); + + IWDG->KR = 0xcccc; + IWDG->KR = 0x5555; + IWDG->PR = IWDG_PR_PR_2; // IWDG_PR_PR_1 | IWDG_PR_PR_0 ;/* (3) */ + IWDG->RLR = IWDG_RLR_RL; + + delay_ms(100); + ili9341_init(); + /* + mcp24aa32_write_word(0x1e00,0); + delay_ms(50); + mcp24aa32_write_word(0x1e02,200); + delay_ms(50); + mcp24aa32_write_word(0x1e04,400); + delay_ms(50); + mcp24aa32_write_word(0x1e06,600); + delay_ms(50); + mcp24aa32_write_word(0x1e08,800); + delay_ms(50); + mcp24aa32_write_word(0x1e0a,1000); + delay_ms(50); + mcp24aa32_write_word(0x1e0c,1200); + delay_ms(50); + mcp24aa32_write_word(0x1e0e,1400); + delay_ms(50); + mcp24aa32_write_word(0x1e10,1600); + delay_ms(50); + mcp24aa32_write_word(0x1e12,1800); + delay_ms(50); + mcp24aa32_write_word(0x1e14,2000); + delay_ms(50); + mcp24aa32_write_word(0x1e16,2200); + delay_ms(50); + mcp24aa32_write_word(0x1e18,2400); + delay_ms(50); + mcp24aa32_write_word(0x1e1a,2600); + delay_ms(50); + mcp24aa32_write_word(0x1e1c,2800); + delay_ms(50); + mcp24aa32_write_word(0x1e1e,3000); + delay_ms(50); + mcp24aa32_write_word(0x1e20,3200); + delay_ms(50); + mcp24aa32_write_word(0x1e22,3400); + delay_ms(50); + mcp24aa32_write_word(0x1e24,3600); + delay_ms(50); + mcp24aa32_write_word(0x1e26,3800); + delay_ms(50); + mcp24aa32_write_word(0x1e28,4000); +*/ + + #pragma mark - initialisation - + + ili9341_clear(BLACK); + ili9341_setrotation(3); + ili9341_setcursor(105,0); + //ili9341_settextsize(0); + ili9341_setfont(Arial_8); + ili9341_settextcolor(ORANGE,BLACK); + ili9341_out("Electronic Load by HB9EVI"); + ili9341_drawhline(0,10,360,WHITE); + ili9341_drawvline(225,10,225,WHITE); + ili9341_drawhline(230,65,122,WHITE); + ili9341_drawhline(230,200,122,WHITE); + ili9341_drawhline(0,222,360,WHITE); + ili9341_fillrect(226,60,174,174,LIGHTGREY); + ili9341_fillrect(0,223,320,27,LIGHTGREY); + + ili9341_setcursor(226,111); + //ili9341_setcursor(244,111); + ili9341_settextcolor(BLACK,LIGHTGREY); + ili9341_setfont(Arial_10); + ili9341_out("t"); + ili9341_setcursor(231,116); + ili9341_setfont(Arial_8); + ili9341_out("run"); + + ili9341_setcursor(226,132); + ili9341_settextcolor(LILAS,LIGHTGREY); + ili9341_setfont(Arial_10); + ili9341_out("I"); + ili9341_setcursor(231,137); + ili9341_setfont(Arial_8); + ili9341_out("read"); + + ili9341_settextcolor(NPURPLE,LIGHTGREY); + ili9341_setcursor(226,151); + ili9341_setfont(Arial_10); + ili9341_out("U"); + ili9341_setcursor(235,156); + ili9341_setfont(Arial_8); + ili9341_out("cut"); + + ili9341_setfont(Arial_10); + ili9341_settextcolor(RED,LIGHTGREY); + ili9341_setcursor(226,168); + ili9341_out("T"); + ili9341_setfont(Arial_8); + ili9341_setcursor(233,173); + ili9341_out("cool"); + + NVIC->ISER[0] |= (1<<(I2C1_IRQn & 0x1f)); + //mcp3421_config(0x1c,1); + //current=mcp3421_read(1); + //mcp24aa32_write_word(0xfff0, 0x1234); + + delay_ms(6); + + for(j=0;j<4;j++) + { + for(i=0;i<21;i++) + { + if(i==0) + { + dac[j][i]=0; + } + else + { + dac[j][i]=_24aa32_read(I2C1, (0x100*j)+(i*2),2); + } + adc[j][i]=_24aa32_read(I2C1, 0x400 +(0x100*j)+(i*2),2); + } + } + + #pragma mark dac/adc init - + + GPIOB->BRR=0x100; + mcp4728_set_gain(0x0); + delay_ms(1); + mcp4728_set_reference(0xf); + delay_ms(1); + mcp3421_config(0x1c,1); + delay_ms(1); + mcp3421_config(0x1c,0); + delay_ms(1); + mcp4728_write_fast_dac(dac_val); + delay_ms(4); + fet_pulldown(null); + mcp9808_setalert(28,40,60); + + + + while (1) + { + if(check_temp) + { + t1_16=((temperature & 0xff00)>>8); + if(t1_16>=30) + { + TIM3->CCR1 = (t1_16-30)*10; + } + else { + TIM3->CCR1 = 0; + } + check_temp=0; + } + + if(btn_hb) + { + ili9341_setcursor(4,223); + //ili9341_settextsize(1); + ili9341_setfont(Arial_13); + ili9341_settextcolor(BLACK,LIGHTGREY); + if(btn_hb<1500) { + ili9341_out("Toggle ON/OFF "); + } + else if(btn_hb<3000) { + ili9341_out("Set Step Width "); + } + else if(btn_hb<4500) { + ili9341_out("Set Cutoff Voltage"); + } + else if(btn_hb<6000) { + ili9341_out("Reset Counters "); + } + else if(btn_hb<7500) { + ili9341_out("Store Parameters "); + } + else if(btn_hb<0xffff) { + ili9341_out("Calibration "); + } + } + if(timeout) + { + switch(timeout) + { + case 10: + ili9341_fillrect(230,204,90,35,LIGHTGREY); + timeout=0; + break; + } + } + + /* + if(read_adc) + { + volt=(float)(mcp3421_read(1)); + current=mcp3421_read(0); + set_mode=11; + read_adc=0; + } + */ + if(keyfunc) + { + IWDG->KR = 0xaaaa; + switch(keyfunc) + { + case 0xfe: // rotary encoder + if(!calib && !set_volt) + { + amperes+=(encode_read4()*factor); + if(amperes>=21000) { + amperes=0; + } + NVIC->ISER[0] &= ~(1<<(TIM14_IRQn & 0x1f)); + set_mode=2; + + } + else if(set_volt) + { + cutoff_volt+=(encode_read4()*factor); + if(cutoff_volt>10000) { + cutoff_volt=0; + } + set_mode=6; + + } + else + { + t_clb+=encode_read4(); + set_mode=10; + } + break; + case 0xfd: + if(calib) // calculate new eeprom values from calibration + { + if(factor==100) { + flt1=(float)_24aa32_read(I2C1, 0x1e00 +((amperes/factor)%10)*2,2); + } + else if(factor==1000) { + flt1=(float)_24aa32_read(I2C1, 0x1e00 +((amperes/factor)%100)*2,2); + } + else { + flt1=(float)_24aa32_read(I2C1, 0x1f00 +((amperes/factor)%10)*2,2); + } + flt2=(float)(t_clb); + flt2/=1000; + flt1/=flt2; + if(amperes>9999) { + flt1*=(float)((amperes/factor)%100); + flt1/=10; + } + else { + flt1*=(float)((amperes/factor)%10); + } + i_to_a(text,(uint16_t)(flt1),4); + ili9341_settextcolor(BLACK,LIGHTGREY); + ili9341_setcursor(230,210); + ili9341_setfont(Arial_12); + //ili9341_settextsize(1); + ili9341_out(text); + if(factor==1000) { + _24aa32_write(I2C1, (0x100*step_width) + (((amperes/factor)%100)*2),(uint16_t)(flt1),2); + dac[step_width][(amperes/factor)%100]=(uint16_t)(flt1); + dac_val[step_width]=(uint16_t)(flt1); + } + else { + _24aa32_write(I2C1, (0x100*step_width) + (((amperes/factor)%10)*2),(uint16_t)(flt1),2); + dac[step_width][(amperes/factor)%10]=(uint16_t)(flt1); + dac_val[step_width]=(uint16_t)(flt1); + } + mcp4728_write_fast_dac(dac_val); + fet_pulldown(dac_val); + delay_ms(50); + /* + if(factor==1000) + { + amp_readback[0]=mcp3426_read(1); + mcp24aa32_write_word(0x400 + (0x100*step_width) + ((amperes/factor)%100)*2, amp_readback[0]); + } + else if(factor==100) + { + amp_readback[0]=mcp3426_read(1); + mcp24aa32_write_word(0x400 + (0x100*step_width) + ((amperes/factor)%10)*2, amp_readback[0]); + } + else + { + amp_readback[0]=mcp3426_read(0); + mcp24aa32_write_word(0x400 + (0x100*step_width) + ((amperes/factor)%10)*2, amp_readback[0]); + } + */ + //amp_readback[0]=mcp3421_read(0); + adc[step_width][(amperes/factor)%10]=amp_readback[0]; + GPIOB->BRR=0x100; + calib=0; + set_mode=2; + } + else if(set_volt) { + set_volt=0; + set_mode=2; + } + else // outside calibration just toggle load on/off + { + run^=1; + set_mode=9; + } + + break; + case 0xfc: // set step width + step_width++; + factor*=10; + if(step_width==4) + { + factor=1; + step_width=0; + } + set_mode=11; + break; + + case 0xfb: // reset wh/ah counters + wh=0; + ah=0; + s=0; + m=0; + h=0; + set_mode=4; + break; + case 0xf9: + set_volt=1; + set_mode=6; + break; + case 0xea: // calibration mode + calib=1; + if(amperes>9999) { + t_clb=amperes/10; + } + else { + t_clb=amperes*(1000/factor); + } + dac_val[0]=0; + dac_val[1]=0; + dac_val[2]=0; + dac_val[3]=0; + if(factor==100) { + dac_val[step_width]=_24aa32_read(I2C1, 0x1e00 +((amperes/factor)%10)*2,2); + } + else if(factor==1000) { + dac_val[step_width]=_24aa32_read(I2C1, 0x1e00 +((amperes/factor)%100)*2,2); + } + else { + dac_val[step_width]=_24aa32_read(I2C1, 0x1f00 +((amperes/factor)%10)*2,2); + } + mcp4728_write_fast_dac(dac_val); + fet_pulldown(dac_val); + GPIOB->BSRR=0x100; + set_mode=10; + break; + } + + if(!menu) { + ili9341_fillrect(0,223,223,27,LIGHTGREY); + } + keyfunc=0; + btn_hb=0; + + } + if((timer_local!=timer) && !(init) && (run) && (set_mode!=9)) + { + timer_local=timer; + set_mode=4; + } + if(set_mode) + { + switch(set_mode) + { + case 2: // adjust DAC + show_amperes(amperes,step_width); + dac_val[0]=dac[0][amperes%10]; + dac_val[1]=dac[1][(amperes/10)%10]; + dac_val[2]=dac[2][(amperes/100)%10]; + dac_val[3]=dac[3][(amperes/1000)%100]; + + mcp4728_write_fast_dac(dac_val); + show_dacvals(dac_val); + timeout=0; + if(run) { + fet_pulldown(dac_val); + mcp4728_set_pd(0x0); + } + else { + fet_pulldown(null); + mcp4728_set_pd(0xaa); + } + + if (init) { + set_mode=4; + } + else { + set_mode=0; + } + break; + case 4: + if(s==60) { + m++; + s=0; + } + if(m==60) { + h++; + m=0; + } + if(h==100) { + h=0; + } + t1_32=(uint32_t)wh; + t1_16=t1_32%1000; + t2_16=t1_32/1000; + ili9341_setcursor(227,73); + //ili9341_settextsize(1); + ili9341_setfont(Arial_13); + ili9341_settextcolor(LIGHTBLUE,LIGHTGREY); + i_to_a(text,t2_16,3); + ili9341_out(text); + ili9341_out("."); + i_to_a(text,t1_16,3); + ili9341_out(text); + ili9341_out("Wh "); + ili9341_setcursor(238,90); + ili9341_settextcolor(DARKCYAN,LIGHTGREY); + t1_32=(uint32_t)ah; + t1_16=t1_32%1000; + t2_16=t1_32/1000; + i_to_a(text,t2_16,2); + ili9341_out(" "); + ili9341_out(text); + ili9341_out("."); + i_to_a(text,t1_16,3); + ili9341_out(text); + ili9341_out("Ah"); + ili9341_setcursor(244,111); + ili9341_settextcolor(BLACK,LIGHTGREY); + i_to_a(text,h,2); + ili9341_out(" "); + ili9341_out(text); + ili9341_out(":"); + i_to_a(text,m,2); + ili9341_out(text); + ili9341_out(":"); + i_to_a(text,s,2); + ili9341_out(text); + + temperature=mcp9808_read(); + //temperature=0; + show_temperature((uint16_t)(temperature)); + + if(init) { + set_mode=5; + } + else { + ah+=(amperes/(float)3600); + wh+=((amperes*(float)(volt/1000))/3600); + s++; + set_mode=0; + + } + NVIC->ISER[0] |= (1<<(TIM14_IRQn & 0x1f)); + break; + case 5: + //show_dec_mark(factor); + if(init) { + set_mode=6; + } + else { + set_mode=0; + } + break; + case 6: + show_cutoffvoltage(cutoff_volt); + if(init) { + set_mode=9; + } + else { + set_mode=0; + } + break; + case 9: + if(run) + { + EXTI->PR |= EXTI_PR_PR17; + RTC->ISR &= ~(RTC_ISR_ALRAF); + EXTI->IMR |= EXTI_IMR_MR17; /* (13) */ + EXTI->RTSR |= EXTI_RTSR_TR17; + NVIC->ISER[0] |= (1<<(RTC_IRQn & 0x1f)); + mcp4728_set_pd(0x0); + fet_pulldown(dac_val); + } + else + { + EXTI->IMR &= ~EXTI_IMR_MR17; /* (13) */ + EXTI->RTSR &= ~EXTI_RTSR_TR17; + NVIC->ISER[0] &= ~(1<<(RTC_IRQn & 0x1f)); + EXTI->PR |= EXTI_PR_PR17; + RTC->ISR &= ~(RTC_ISR_ALRAF); + mcp4728_set_pd(0xaa); + fet_pulldown(null); + } + show_status(run); + if(init) { + init=0; + NVIC->ISER[0] |= (1<<(TIM14_IRQn & 0x1f)); + NVIC->ISER[0] |= (1<<(TIM15_IRQn & 0x1f)); + NVIC->ISER[0] |= (1<<(TIM16_IRQn & 0x1f)); + NVIC->ISER[0] |= (1<<(EXTI2_3_IRQn & 0x1f)); + } + set_mode=0; + break; + case 10: + + ili9341_setcursor(230,210); + //ili9341_settextsize(1); + ili9341_setfont(Arial_12); + ili9341_settextcolor(BLACK,LIGHTGREY); + i_to_a(text,t_clb,4); + ili9341_out(text); + break; + case 11: // read ADC values + if(read_adc) + { + delay_ms(2); + volt=(float)(mcp3421_read(1)); + volt*=ADC_VOLT; // 0.8073; + + delay_ms(2); + //amp_readback[1]=mcp3426_read(1); + //amp_readback[0]=mcp3421_read(0); + /* + current_read[0]=0; + current_read[1]=0; + current_read[2]=0; + current_read[3]=0; + */ + //if(amp_readback>(uint32_t)((adc[2][9]<<15)+(adc[1][9])+(adc[0][9]))) + if(amp_readback[1]>adc[2][9]) + { + for(i=0;i<21;i++) + { + //if((amp_readback>=(uint32_t)(adc[3][i]<<15)) && (amp_readback<(uint32_t)(adc[3][i+1]<<15))) + if((amp_readback[1]>=adc[3][i]) && (amp_readback[1](uint32_t)((adc[1][9])+(adc[0][9]))) + //if(amp_readback[1]>adc[1][9]) + //{ + for(i=0;i<10;i++) + { + //if((amp_readback>=(uint32_t)(adc[2][i]<<15)) && (amp_readback<(uint32_t)(adc[2][i+1]<<15))) + if((amp_readback[1]+10>=adc[2][i]) && amp_readback[1](adc[0][9])) + { + for(i=0;i<10;i++) + { + if((amp_readback[0]>=adc[1][i]) && (amp_readback[0]=adc[0][i]) && (amp_readback[0]adc[0][9]) + { + for(i=0;i<10;i++) + { + if((amp_readback>=adc[1][i]) && (amp_readback=adc[0][i]) && (amp_readbackISER[0] |= (1<<(TIM14_IRQn & 0x1f)); + } + + } + return 0; +} + + +void RCC_Configuration(void) +{ + /* + RCC->CR |= ((uint32_t)RCC_CR_HSEON); + + while((RCC->CR & RCC_CR_HSERDY) == 0) {} + + FLASH->ACR |= FLASH_ACR_LATENCY | FLASH_ACR_PRFTBE; + + RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1; + RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE_DIV1; + + RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMUL6); + + RCC->CR |= RCC_CR_PLLON; + + while((RCC->CR & RCC_CR_PLLRDY) == 0) {} + + RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL; + + while((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL) { } + */ + + + RCC->CR |= ((uint32_t)RCC_CR_HSEON); + + while((RCC->CR & RCC_CR_HSERDY) == 0) {} + + FLASH->ACR |= FLASH_ACR_LATENCY | FLASH_ACR_PRFTBE; + + RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1 | RCC_CFGR_PPRE_DIV1; + + if ((RCC->CFGR & RCC_CFGR_SWS) == RCC_CFGR_SWS_PLL) + { + RCC->CFGR &= (uint32_t) (~RCC_CFGR_SW); + while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI) + { + // For robust implementation, add here time-out management + } + } + RCC->CR &= (uint32_t)(~RCC_CR_PLLON); + while((RCC->CR & RCC_CR_PLLRDY) != 0) + { + // For robust implementation, add here time-out management + } + RCC->CFGR = (RCC->CFGR & (~RCC_CFGR_PLLMUL)) | (RCC_CFGR_PLLSRC_HSE_PREDIV) | (RCC_CFGR_PLLMUL6); + RCC->CR |= RCC_CR_PLLON; + while((RCC->CR & RCC_CR_PLLRDY) == 0) + { + // For robust implementation, add here time-out management + } + RCC->CFGR |= (uint32_t) (RCC_CFGR_SW_PLL); + while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL) + { + // For robust implementation, add here time-out management + } + + + SystemCoreClockUpdate(); + + RCC->AHBENR |= RCC_AHBENR_GPIOAEN; + RCC->AHBENR |= RCC_AHBENR_GPIOBEN; + RCC->AHBENR |= RCC_AHBENR_GPIOCEN; + RCC->APB2ENR |= RCC_APB2ENR_SPI1EN; + RCC->APB1ENR |= RCC_APB1ENR_I2C1EN; + RCC->APB1ENR |= RCC_APB1ENR_TIM3EN; + RCC->APB1ENR |= RCC_APB1ENR_TIM14EN; + RCC->APB2ENR |= RCC_APB2ENR_TIM15EN; + RCC->APB2ENR |= RCC_APB2ENR_TIM16EN; + RCC->APB1ENR |= RCC_APB1ENR_PWREN; + RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN; + RCC->APB2ENR |= RCC_APB2ENR_SYSCFGCOMPEN; + //RCC->APB2ENR |= RCC_APB2ENR_IOPAEN; + //RCC->APB2ENR |= RCC_APB2ENR_IOPBEN; + //RCC->APB2ENR |= RCC_APB2ENR_IOPCEN; + //RCC->APB2ENR |= RCC_APB2ENR_AFIOEN; + //RCC->APB1ENR |= RCC_APB1ENR_TIM2EN; + //RCC->APB1ENR |= RCC_APB1ENR_TIM3EN; + //RCC->APB1ENR |= RCC_APB1ENR_BKPEN; + //RCC->APB1ENR |= RCC_APB1ENR_PWREN; + + + //RCC->APB1ENR |= RCC_APB1ENR_I2C1EN; + //RCC->APB1ENR |= RCC_APB1ENR_SPI2EN; + + +} + +extern void EXTI2_3_IRQHandler(void) +{ + if(EXTI->PR & EXTI_PR_PR3) + { +/* + ili9341_setcursor(4, 200); + ili9341_settextsize(1); + ili9341_out("Interrupt"); + */ + keyfunc=0xfd; + run=1; + EXTI->PR |= EXTI_PR_PR3; + } +} + +extern void SPI1_IRQHandler(void) +{ + if(SPI1->SR & SPI_SR_TXE) + { + *(uint8_t *)&(SPI1->DR)=ili9341_buf; + //GPIOA->BSRR = CS; + SPI1->CR2 &= ~SPI_CR2_TXEIE; + + //GPIOB->BSRR |= GPIO_BSRR_BS_4; + } +} + +void I2C1_IRQHandler(void) +{ + uint32_t i2c_isr = I2C1->ISR; + + if((i2c_isr & I2C_ISR_ADDR) == I2C_ISR_ADDR) // detect local I2C address in slave mode + { + I2C1->ICR |= I2C_ICR_ADDRCF; + } + + else if((i2c_isr & I2C_ISR_RXNE) == I2C_ISR_RXNE) // here we end when a byte was received, clears RXNE + { + i2c.rx_buf[i2c.buf_cnt]=I2C1->RXDR; + i2c.buf_cnt++; + + if(i2c.rx_idx==i2c.buf_cnt) + { + I2C1->CR1 &= ~I2C_CR1_RXIE; + i2c.buf_cnt=0; + + if((I2C1->CR2 & I2C_CR2_AUTOEND) == 0) // fail-safe I2C STOP if autoend is not set + { + I2C1->CR2 |= I2C_CR2_STOP; + } + + i2c.state=I2C_RECEIVING_DATA; + + } + } + else if((i2c_isr & I2C_ISR_TXIS) == I2C_ISR_TXIS) // here we end after every transmitted byte, clears TXIS + { + I2C1->TXDR=i2c.tx_buf[i2c.buf_cnt]; + i2c.buf_cnt++; + + if(i2c.tx_idx==i2c.buf_cnt) + { + I2C1->CR1 &= ~I2C_CR1_TXIE; + i2c.state=I2C_SENDING_DATA; + } + } + else if((i2c_isr & I2C_ISR_TC) == I2C_ISR_TC) // if all bytes are transferred (NBYTES==0) we end here + { + I2C1->CR1 &= ~I2C_CR1_TCIE; + i2c.buf_cnt=0; + + /* + if((I2C1->CR2 & I2C_CR2_AUTOEND) == 0) // fail-safe I2C STOP if autoend is not set + { + I2C1->CR2 |= I2C_CR2_STOP; + } + */ + } + else + { + + } + +} + +/* +extern void DMA1_Channel2_3_IRQHandler(void) +{ + + if(DMA1->ISR & DMA_ISR_TCIF2) + { + + DMA1_Channel2->CCR &= ~DMA_CCR_EN; + DMA1_Channel2->CNDTR = 0; + //i2c_stop(I2C1); + i2c_transfer_set(); + //ili9341_out("TX Error"); + DMA1->IFCR |= DMA_IFCR_CTCIF2; + } + + else if(DMA1->ISR & DMA_ISR_TCIF3) + { + DMA1_Channel3->CCR &= ~(DMA_CCR_EN); + DMA1_Channel3->CNDTR = 0; + //i2c_stop(I2C1); + i2c_transfer_set(); + DMA1->IFCR |= DMA_IFCR_CTCIF3; + } + else if(DMA1->ISR & DMA_ISR_TEIF2) + { + //ili9341_out("TX Error"); + DMA1->IFCR |= DMA_IFCR_CTEIF2; + } + else if(DMA1->ISR & DMA_ISR_TEIF3) + { + //ili9341_out("RX Error"); + DMA1->IFCR |= DMA_IFCR_CTEIF3; + } + +} +*/ + + +extern void TIM16_IRQHandler(void) +{ +// NVIC->ISER[0] &= ~(1<<(TIM3_IRQn & 0x1f)); + + if(TIM16->SR & TIM_SR_UIF) // if UIF flag is set + { + int8_t enc_new=0; + int8_t enc_diff=0; + int8_t enc_temp; + + enc_temp=enc_last; + + enc_new = 0; + if( !PHASE_A ) { + enc_new = 3; } + if( !PHASE_B ) { + enc_new ^= 1; } // convert gray to binary + enc_diff = enc_last - enc_new; // difference last - new + if( enc_diff & 1 ) { // bit 0 = value (1) + enc_last = enc_new; // store new as next last + enc_delta += (enc_diff & 2) - 1; } // bit 1 = direction (+/-) + if(enc_temp!=enc_last) { + keyfunc=0xfe; + } + + if(!KEY) { + btn_hb++; + } + else { + if(!btn_hb) {} // keyfunc==0xfe) { keypress=0; keyfunc=0; } + else if(btn_hb<1500) { + keyfunc=0xfd; + btn_hb=0xffff; + } + else if(btn_hb<3000) { + keyfunc=0xfc; + btn_hb=0xffff; + } + else if(btn_hb<4500) { + keyfunc=0xf9; + btn_hb=0xffff; + } + else if(btn_hb<6000) { + keyfunc=0xfb; + btn_hb=0xffff; + } + else if(btn_hb<7500) { + keyfunc=0xfa; + btn_hb=0xffff; + } + else if(btn_hb<0xffff) { + keyfunc=0xea; + btn_hb=0xffff; + } + + } + if(!keyfunc) + { + + } + TIM16->SR &= ((uint16_t)~(0x1)); // clear UIF flag + } +// NVIC->ISER[0] &= ~(1<<(TIM3_IRQn & 0x1f)); + +} + +extern void TIM15_IRQHandler(void) +{ + if(TIM15->SR & TIM_SR_UIF) // if UIF flag is set + { + timeout++; + + TIM15->SR &= ((uint16_t)~(0x1)); // clear UIF flag + } +} + +extern void TIM14_IRQHandler(void) +{ + if(TIM14->SR & TIM_SR_UIF) // if UIF flag is set + { + if(!set_mode) + { + set_mode=11; + read_adc=1; + check_temp=1; + //i2c_device=0; + //i2c_state=I2C_IDLE; + + + } + //GPIOB->ODR ^= GPIO_ODR_12; + + TIM14->SR &= ((uint16_t)~(0x1)); // clear UIF flag + } +} + + +extern void RTC_IRQHandler(void) +{ +// NVIC->ISER[0] &= ~(1<<(TIM3_IRQn & 0x1f)); + + + if(RTC->ISR & RTC_ISR_ALRAF) { + NVIC->ISER[0] &= ~(1<<(TIM14_IRQn & 0x1f)); + timer++; + //set_mode=4; + GPIOB->ODR ^= 0x200; + EXTI->PR |= EXTI_PR_PR17; + RTC->ISR &= ~(RTC_ISR_ALRAF); + + + + } +// NVIC->ISER[0] &= ~(1<<(TIM3_IRQn & 0x1f)); + +} + +// ---------------------------------------------------------------------------- diff --git a/src/main.c.bak b/src/main.c.bak new file mode 100644 index 0000000..c78b2cb --- /dev/null +++ b/src/main.c.bak @@ -0,0 +1,1343 @@ +/* + * Electronic Load by HB9EVI + */ + +// ---------------------------------------------------------------------------- + + +#include +#include +#include + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include "delay.h" +#include "ili9341.h" +#include "ili9341gfx.h" + +#include "i2c.h" + +#include "mcp24aaxx.h" + +//#define PHASE_A (GPIOA->IDR & 0x200) +//#define PHASE_B (GPIOA->IDR & 0x400) +//#define KEY (GPIOA->IDR & 0x100) + +#define PHASE_A (GPIOB->IDR & 0x2) +#define PHASE_B (GPIOB->IDR & 0x4) +#define KEY (GPIOB->IDR & 0x1) + +volatile uint16_t btn_hb=0; +volatile uint8_t set_mode=2; +volatile uint8_t read_adc=0; +volatile uint8_t check_temp=1; +volatile uint8_t keyfunc=0; +volatile uint8_t enc_event=0; +volatile int8_t enc_delta; +volatile uint16_t timer=0; +volatile uint8_t run=0; +static int8_t enc_last; + + + +void RCC_Configuration(void); + +GPIO_InitTypeDef GPIO_InitStructure; +I2C_InitTypeDef I2C_InitStructure; + +void i_to_a (char *a, uint32_t number, uint8_t count) +{ + a += count; + *a = '\0'; + + while (count--) + { + *--a = (number % 10) + '0'; + number /= 10; + } +} + +void encode_init( void ) +{ + int8_t enc_new; + + enc_new = 0; + if( PHASE_A ) + enc_new = 3; + if( PHASE_B ) + enc_new ^= 1; // convert gray to binary + enc_last = enc_new; // power on state + enc_delta = 0; +} + +int8_t encode_read4( void ) // read four step encoders { +{ + int8_t enc_ret; + + enc_ret = enc_delta; + enc_delta = enc_ret & 3; + + return enc_ret >> 2; +} + + + +void mcp4728_set_reference(uint8_t data) +{ + + data = data & 0xf; + data += 0x80; + + i2c_autoend(1); + i2c_set_nbytes(1); + i2c_write_addr(0x60,WRITE); + i2c_write(data); + i2c_start(); + i2c_reset(); + +} + +void mcp4728_set_gain(uint8_t data) +{ + + data = data & 0xf; + data += 0xc0; + + i2c_autoend(1); + i2c_set_nbytes(1); + i2c_write_addr(0x60,WRITE); + i2c_write(data); + i2c_start(); + i2c_reset(); + +} + +void mcp4728_set_pd(uint8_t data) +{ + + i2c_autoend(1); + i2c_set_nbytes(2); + i2c_write_addr(0x60,WRITE); + i2c_start(); + i2c_write(0xa0 + ((data & 0xf0)>>4)); + i2c_write((data & 0xf)<<4); + i2c_reset(); + +} + +void mcp4728_write_dac(uint8_t channel, uint16_t data, uint8_t ref, uint8_t gain) +{ + + uint8_t a=0x58,b,c; + + a += ((channel & 0x3)<<1); + b = ((ref & 0x1)<<7); + if(gain) + { + b += 0x10; + } +// b += ((gain & 0x1)<<4); + + if(!data) + { + b += 0x20; + } + b += (uint8_t)((data & 0xf00)>>8); + c = (uint8_t)(data & 0xff); + + //i2c_start(); + i2c_set_nbytes(3); + i2c_autoend(1); + i2c_write_addr(0x60,WRITE); + i2c_start(); + while(!(I2C1->ISR & I2C_ISR_TXIS)); + i2c_write(a); + i2c_write(b); + i2c_write(c); + i2c_reset(); + //i2c_stop(); + +} + +void mcp4728_write_fast_dac(uint16_t *data) +{ + + uint8_t i; + //uint16_t tmp; + + //i2c_start(); + i2c_autoend(1); + i2c_set_nbytes(8); + i2c_write_addr(0x60,WRITE); + i2c_start(); + while(!(I2C1->ISR & I2C_ISR_TXIS)); + for(i=0;i<4;i++) + { + /* + if(!data[i]) + { + data[i]+=0x1000; + } + */ + i2c_write((uint8_t)((data[i] & 0xff00)>>8)); + i2c_write((uint8_t)(data[i] & 0xff)); + } + i2c_reset(); + //i2c_stop(); + +} + +void mcp4728_general_update(void) +{ +/* i2c_start(); + i2c_write_addr(0x60,WRITE); + i2c_write(0); + i2c_write(0x8); + i2c_stop(); +*/ +} + +void mcp3421_config(uint8_t cnf) +{ + i2c_autoend(1); + i2c_set_nbytes(1); + i2c_write_addr(0x68,WRITE); + i2c_write(cnf); + i2c_start(); + //while(!(I2C1->ISR & I2C_ISR_TXIS)); + //while(!(I2C1->ISR & I2C_ISR_TC)); + + i2c_reset(); +} + +uint32_t mcp3421_read(void) +{ + + uint32_t tmp; + uint8_t status; + + do + { + tmp=0; + i2c_autoend(1); + i2c_set_nbytes(4); + i2c_write_addr(0x68,READ); + i2c_start(); + tmp=((uint32_t)(i2c_read_ack() & 0x3) << 16); + tmp+=((uint32_t)(i2c_read_ack()) << 8); + tmp+=i2c_read_ack(); + status=i2c_read_ack(); + i2c_reset(); + + } + while (status & 0x80); + if(tmp & 0x20000) { + return 0; + } + else { + return tmp; + } +} + +uint16_t mcp9808_read(void) +{ + uint16_t temp; + + i2c_autoend(0); + i2c_set_nbytes(1); + i2c_write_addr(0x18,WRITE); + i2c_start(); + while(!(I2C1->ISR & I2C_ISR_TXIS)); + i2c_write(0x5); + while(!(I2C1->ISR & I2C_ISR_TC)); + i2c_stop(); + i2c_autoend(1); + i2c_set_nbytes(2); + i2c_write_addr(0x18,READ); + i2c_start(); + temp=(uint16_t)(i2c_read_ack() & 0xf) << 12; + temp+=(uint16_t)(i2c_read_ack() << 4); + i2c_reset(); + + return temp; +} + +void mcp9808_setalert(uint8_t upper, uint8_t lower, uint8_t crit) +{ + i2c_autoend(1); + i2c_set_nbytes(3); + i2c_write_addr(0x18,WRITE); + i2c_start(); + while(!(I2C1->ISR & I2C_ISR_TXIS)); + i2c_write(0x1); + i2c_write(0x0); + i2c_write(0x1c); + i2c_reset(); + + i2c_autoend(1); + i2c_set_nbytes(3); + i2c_write_addr(0x18,WRITE); + i2c_start(); + while(!(I2C1->ISR & I2C_ISR_TXIS)); + i2c_write(0x2); + i2c_write((uint8_t)((upper & 0xf0)>>4)); + i2c_write((uint8_t)((upper & 0xf)<<4)); + i2c_reset(); + + i2c_autoend(1); + i2c_set_nbytes(3); + i2c_write_addr(0x18,WRITE); + i2c_start(); + while(!(I2C1->ISR & I2C_ISR_TXIS)); + i2c_write(0x3); + i2c_write((uint8_t)((lower & 0xf0)>>4)); + i2c_write((uint8_t)((lower & 0xf)<<4)); + i2c_reset(); + + i2c_autoend(1); + i2c_set_nbytes(3); + i2c_write_addr(0x18,WRITE); + i2c_start(); + while(!(I2C1->ISR & I2C_ISR_TXIS)); + i2c_write(0x4); + i2c_write((uint8_t)((crit & 0xf0)>>4)); + i2c_write((uint8_t)((crit & 0xf)<<4)); + i2c_reset(); + +} + +void show_amperes(uint16_t amperes) { + uint8_t tmp1; + uint16_t tmp2; + char text[4]; + + tmp1=amperes/1000; + tmp2=amperes%1000; + ili9341_setcursor(4,30); + ili9341_settextsize(4); + ili9341_settextcolour(RED,BLACK); + i_to_a(text,tmp1,2); + ili9341_out(" "); + ili9341_out(text); + ili9341_out("."); + i_to_a(text,tmp2,3); + ili9341_out(text); + ili9341_out("A"); +} + +void show_voltage(uint16_t volt) { + uint8_t tmp1; + uint16_t tmp2; + char text[4]; + + tmp1=volt/1000; + tmp2=volt%1000; + ili9341_setcursor(4,75); + ili9341_settextsize(4); + ili9341_settextcolour(DARKGREEN,BLACK); + i_to_a(text,tmp1,3); + ili9341_out(text); + ili9341_out("."); + i_to_a(text,tmp2,3); + ili9341_out(text); + ili9341_out("V"); +} + +void show_dec_mark(uint16_t dec) { + +// ili9341_setcursor(4,41); +// ili9341_settextsize(4); +// ili9341_settextcolour(RED,BLACK); + ili9341_drawhline(4,63,180,BLACK); + switch(dec) + { + case 1: + //ili9341_out(" _"); + ili9341_drawhline(148,63,20,RED); + break; + case 10: + //ili9341_out(" _ "); + ili9341_drawhline(124,63,20,RED); + break; + case 100: + //ili9341_out(" _ "); + ili9341_drawhline(100,63,20,RED); + break; + case 1000: + //ili9341_out(" _ "); + ili9341_drawhline(28,63,44,RED); + break; + } +} + +void show_status(uint8_t stat) +{ + if(stat) + { + ili9341_fillrect(204,16,116,49,RED); + ili9341_setcursor(220,32); + ili9341_settextcolour(WHITE,RED); + ili9341_settextsize(2); + ili9341_out("Running"); + } + else + { + ili9341_fillrect(204,16,116,49,DARKGREEN); + ili9341_setcursor(220,32); + ili9341_settextcolour(WHITE,DARKGREEN); + ili9341_settextsize(2); + ili9341_out("Standby"); + } +} + +void show_watt(uint32_t watt) { + uint8_t tmp1; + uint16_t tmp2; + char text[4]; + + tmp1=watt/1000; + tmp2=watt%1000; + ili9341_setcursor(4,115); + ili9341_settextsize(4); + ili9341_settextcolour(GOLD,BLACK); + i_to_a(text,tmp1,3); + ili9341_out(text); + ili9341_out("."); + i_to_a(text,tmp2,3); + ili9341_out(text); + ili9341_out("W"); +} + +void show_resistance(uint32_t resistance) { + uint8_t tmp1; + uint16_t tmp2; + char text[5]; + + if((resistance>99999) || (resistance==0) ) + { + ili9341_setcursor(4,155); + ili9341_settextsize(4); + ili9341_settextcolour(BLUE,BLACK); + ili9341_out(" "); + ili9341_write(0x82); + ili9341_out(" "); + ili9341_write(0x81); + } + else + { + ili9341_setcursor(4,155); + ili9341_settextsize(4); + ili9341_settextcolour(BLUE,BLACK); + tmp1=resistance%10; + tmp2=resistance/10; + i_to_a(text,tmp2,4); + ili9341_out(" "); + ili9341_out(text); + ili9341_out("."); + i_to_a(text,tmp1,1); + ili9341_out(text); + ili9341_write(0x81); + //ili9341_out(0x81); + + } +} + +void show_temperature(uint16_t temperature) { + + uint16_t tmp1,tmp2; + char text[5]; + + tmp1 = (temperature & 0xff00)>>8; + tmp2 = (temperature & 0xf0) >> 4; + ili9341_setcursor(210,142); + ili9341_settextsize(2); + ili9341_settextcolour(RED,LIGHTGREY); + i_to_a(text,tmp1,3); + ili9341_out(" "); + ili9341_out(text); + ili9341_out("."); + tmp1=0; + if(tmp2 & 0x8) { + tmp1+=5000; + } + if(tmp2 & 0x4) { + tmp1+=2500; + } + if(tmp2 & 0x2) { + tmp1+=1250; + } + if(tmp2 & 0x1) { + tmp1+=625; + } + i_to_a(text,tmp1/1000,1); + ili9341_out(text); + ili9341_write(0x83); + ili9341_out("C"); +} + +uint8_t bcd_to_epphex(uint8_t nmb) +{ + uint8_t o_0,d_1; + + o_0=nmb%10; + d_1=(nmb-o_0)/10; + d_1*=0x10; + d_1+=(o_0*2); + + return d_1; + +} + +void fet_pulldown(uint16_t *data) +{ + uint8_t i; + uint16_t t=0x100; + + for(i=0;i<4;i++) + { + if(!data[i]) + { + GPIOA->BSRR = (uint32_t)(t<BRR = (uint32_t)(t<APB1RSTR |= RCC_APB1RSTR_I2C1RST; + RCC->APB1RSTR &= ~RCC_APB1RSTR_I2C1RST; + + i2c_init(); + + /* + * 0,1,2 Encoder; 3 MCP9808 Interrupt; + */ + + //GPIOA->MODER = 0x2855a955; + GPIOA->MODER |= GPIO_MODER_MODER0_0 | GPIO_MODER_MODER1_0 | GPIO_MODER_MODER2_0 | GPIO_MODER_MODER3_0 | GPIO_MODER_MODER4_0 | + GPIO_MODER_MODER5_1 | GPIO_MODER_MODER6_1 | GPIO_MODER_MODER7_1 | GPIO_MODER_MODER8_0 | GPIO_MODER_MODER9_0 | + GPIO_MODER_MODER10_0 | GPIO_MODER_MODER11_0; + + //GPIOA->OSPEEDR = 0xffffffff; + GPIOA->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR0 | GPIO_OSPEEDER_OSPEEDR1 | GPIO_OSPEEDER_OSPEEDR2 | GPIO_OSPEEDER_OSPEEDR3 | + GPIO_OSPEEDER_OSPEEDR4 | GPIO_OSPEEDER_OSPEEDR5 | GPIO_OSPEEDER_OSPEEDR6 | GPIO_OSPEEDER_OSPEEDR7 | + GPIO_OSPEEDER_OSPEEDR8 | GPIO_OSPEEDER_OSPEEDR9 | GPIO_OSPEEDER_OSPEEDR10 | GPIO_OSPEEDER_OSPEEDR11; + + //GPIOA->PUPDR = 0x41000000; + GPIOA->PUPDR |= GPIO_PUPDR_PUPDR12_0 | GPIO_PUPDR_PUPDR15_0; + GPIOA->AFR[0] = 0x0; + + GPIOB->MODER = 0x0001a200; + //GPIOB->MODER |= GPIO_MODER_MODER4_1 | GPIO_MODER_MODER6_1 | GPIO_MODER_MODER7_1 | GPIO_MODER_MODER8_0; + GPIOB->OTYPER = 0x000000c0; + //GPIOB->OTYPER |= GPIO_OTYPER_OT_6 | GPIO_OTYPER_OT_7; + GPIOB->OSPEEDR = 0xffffffff; + //GPIOB->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR4 | GPIO_OSPEEDER_OSPEEDR6 | GPIO_OSPEEDER_OSPEEDR7 | GPIO_OSPEEDER_OSPEEDR8; + GPIOB->PUPDR = 0x00005055; + //GPIOB->PUPDR |= GPIO_PUPDR_PUPDR0_0 | GPIO_PUPDR_PUPDR1_0 | GPIO_PUPDR_PUPDR2_0 | GPIO_PUPDR_PUPDR3_0 | + // GPIO_PUPDR_PUPDR6_0 | GPIO_PUPDR_PUPDR7_0; + GPIOB->AFR[0] = 0x11010000; + + //SPI1->CR1 = 0x304; + SPI1->CR1 |= SPI_CR1_MSTR | SPI_CR1_SSI | SPI_CR1_SSM; + SPI1->CR2 = 0x1700; + SPI1->CR1 |= SPI_CR1_SPE; + + + TIM3->PSC = 7; + TIM3->ARR = 250; + TIM3->CCR1 = 0; + TIM3->CCMR1 |= TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1PE; + TIM3->CCER |= TIM_CCER_CC1E | TIM_CCER_CC1P; + TIM3->BDTR |= TIM_BDTR_MOE; + TIM3->CR1 |= TIM_CR1_CEN; // | TIM_CR1_CMS_0; // | TIM_CR1_DIR; + TIM3->EGR |= TIM_EGR_UG; + + TIM14->PSC = 374; // Timer14 500ms + TIM14->ARR = 63999; + TIM14->CR1 |= TIM_CR1_URS; + TIM14->DIER |= TIM_DIER_UIE; + TIM14->CR1 |= (TIM_CR1_CEN); + + + TIM16->PSC = 0; // Timer3 500uS + TIM16->ARR = 23999; //18001; + //TIM3->CR1 |= TIM_CR1_URS; + TIM16->DIER |= TIM_DIER_UIE; + TIM16->CR1 |= (TIM_CR1_CEN); + + RCC->APB1ENR |= RCC_APB1ENR_PWREN; + PWR->CR |= PWR_CR_DBP; + + RCC->BDCR |= RCC_BDCR_BDRST; + RCC->BDCR &= ~(RCC_BDCR_BDRST); + + PWR->CR |= PWR_CR_DBP; + + RCC->BDCR &= ~(RCC_BDCR_LSEBYP); + RCC->BDCR |= RCC_BDCR_LSEON; // enable LSE + while((RCC->BDCR & RCC_BDCR_LSERDY)==0); + + RCC->BDCR |= RCC_BDCR_RTCSEL_LSE; // LSE clock source select + RCC->BDCR |= RCC_BDCR_RTCEN; // RTC enable + + RTC->WPR = 0xca; + RTC->WPR = 0x53; + /* Reset TR, DR and CR registers */ + RTC->TR = (uint32_t)0x00000000; + RTC->WUTR = (uint32_t)0x0000FFFF; + RTC->DR = (uint32_t)0x00002101; + RTC->CR &= (uint32_t)0x00000000; + RTC->PRER = (uint32_t)0x007F00FF; + RTC->ALRMAR = (uint32_t)0x00000000; + RTC->SHIFTR = (uint32_t)0x00000000; + RTC->CALR = (uint32_t)0x00000000; + RTC->ALRMASSR = (uint32_t)0x00000000; + + /* Reset ISR register and exit initialization mode */ + RTC->ISR = (uint32_t)0x00000000; + + /* Reset Tamper and alternate functions configuration register */ + RTC->TAFCR = 0x00000000; + + RTC->WPR = 0xff; + + //RCC->APB1ENR &= ~RCC_APB1ENR_PWREN; + PWR->CR |= PWR_CR_DBP; + + RTC->WPR = 0xca; + RTC->WPR = 0x53; + //RTC->ISR |= RTC_ISR_INIT; + RTC->CR &= ~RTC_CR_ALRAE; + while(!(RTC->ISR & RTC_ISR_ALRAWF)); + RTC->ALRMAR = 0x80808080; + RTC->CR |= RTC_CR_ALRAIE | RTC_CR_ALRAE; // | RTC_CR_COE | RTC_CR_COSEL; // | RTC_CR_OSEL_1; + RTC->WPR = 0xff; + //RTC->WPR = 0x64; + + RTC->WPR = 0xca; + RTC->WPR = 0x53; + + RTC->ISR |= RTC_ISR_INIT; + while((RTC->ISR & RTC_ISR_INITF)!=RTC_ISR_INITF); + RTC->TR = 0x0; + RTC->ISR &=~ RTC_ISR_INIT; + while((RTC->ISR & RTC_ISR_RECALPF) == RTC_ISR_RECALPF); + RTC->WPR = 0xff; + EXTI->IMR |= EXTI_IMR_MR17; + EXTI->RTSR |= EXTI_RTSR_TR17; + + + RCC->APB1ENR |= RCC_APB1ENR_PWREN; + + + SYSCFG->EXTICR[0] |= SYSCFG_EXTICR1_EXTI3_PB; + EXTI->IMR |= EXTI_IMR_MR3; + EXTI->EMR |= EXTI_EMR_MR3; + EXTI->FTSR |= EXTI_FTSR_TR3; + + NVIC->ISER[0] |= (1<<(TIM16_IRQn & 0x1f)); + //NVIC->ISER[0] |= (1<<(RTC_IRQn & 0x1f)); + + + encode_init(); + + delay_ms(50); + ili9341_init(); + /* + mcp24aa32_write_word(0x1e00,0); + delay_ms(50); + mcp24aa32_write_word(0x1e02,200); + delay_ms(50); + mcp24aa32_write_word(0x1e04,400); + delay_ms(50); + mcp24aa32_write_word(0x1e06,600); + delay_ms(50); + mcp24aa32_write_word(0x1e08,800); + delay_ms(50); + mcp24aa32_write_word(0x1e0a,1000); + delay_ms(50); + mcp24aa32_write_word(0x1e0c,1200); + delay_ms(50); + mcp24aa32_write_word(0x1e0e,1400); + delay_ms(50); + mcp24aa32_write_word(0x1e10,1600); + delay_ms(50); + mcp24aa32_write_word(0x1e12,1800); + delay_ms(50); + mcp24aa32_write_word(0x1e14,2000); + delay_ms(50); + mcp24aa32_write_word(0x1e16,2200); + delay_ms(50); + mcp24aa32_write_word(0x1e18,2400); + delay_ms(50); + mcp24aa32_write_word(0x1e1a,2600); + delay_ms(50); + mcp24aa32_write_word(0x1e1c,2800); + delay_ms(50); + mcp24aa32_write_word(0x1e1e,3000); + delay_ms(50); + mcp24aa32_write_word(0x1e20,3200); + delay_ms(50); + mcp24aa32_write_word(0x1e22,3400); + delay_ms(50); + mcp24aa32_write_word(0x1e24,3600); + delay_ms(50); + mcp24aa32_write_word(0x1e26,3800); + delay_ms(50); + mcp24aa32_write_word(0x1e28,4000); +*/ + + ili9341_clear(BLACK); + ili9341_setRotation(3); + ili9341_setcursor(80,4); + ili9341_settextsize(1); + ili9341_settextcolour(ORANGE,BLACK); + ili9341_out("Electronic Load by HB9EVI"); + ili9341_drawhline(0,15,360,WHITE); + ili9341_drawvline(203,15,185,WHITE); + ili9341_drawhline(203,65,122,WHITE); + ili9341_drawhline(203,200,122,WHITE); + ili9341_fillrect(204,66,116,134,LIGHTGREY); + + + for(j=0;j<4;j++) + { + for(i=0;i<21;i++) + { + dac[j][i]=mcp24aa32_read_word((0x100*j)+(i*2)); + } + } + GPIOB->BRR=0x100; + mcp4728_set_gain(0x0); + mcp4728_set_reference(0xf); + delay_ms(1); + mcp3421_config(0x1c); + delay_ms(1); + mcp4728_write_fast_dac(dac_val); + fet_pulldown(null); + mcp9808_setalert(28,40,75); + + while (1) + { + //if(check_temp) + //{ + t1_16=((temperature & 0xff00)>>8); + if(t1_16>=30) + { + TIM3->CCR1 = (t1_16-30)*10; + } + else { + TIM3->CCR1 = 0; + } + //check_temp=0; + //} + if(btn_hb) + { + ili9341_setcursor(4,215); + ili9341_settextsize(2); + ili9341_settextcolour(WHITE,BLACK); + if(btn_hb<2000) { + ili9341_out("Toggle ON/OFF "); + } + else if(btn_hb<4000) { + ili9341_out("Set Step Width "); + } + else if(btn_hb<6000) { + ili9341_out("Set Cutoff Voltage"); + } + else if(btn_hb<8000) { + ili9341_out("Reset Counters "); + } + else if(btn_hb<10000) { + ili9341_out("Store Parameters "); + } + else if(btn_hb<0xffff) { + ili9341_out("Calibration "); + } + } + + if(keyfunc) + { + switch(keyfunc) + { + case 0xfe: // rotary encoder + if(!calib && !set_volt) + { + amperes+=(encode_read4()*factor); + if(amperes>=21000) { + amperes=0; + } + set_mode=2; + + } + else if(set_volt) + { + cutoff_volt+=(encode_read4()*factor); + if(cutoff_volt>10000) { + cutoff_volt=0; + } + set_mode=6; + + } + else + { + t_clb+=encode_read4(); + set_mode=10; + } + break; + case 0xfd: + if(calib) // calculate new eeprom values from calibration + { + if(factor==100) { + flt1=(float)mcp24aa32_read_word(0x1e00 +((amperes/factor)%10)*2); + } + else if(factor==1000) { + flt1=(float)mcp24aa32_read_word(0x1e00 +((amperes/factor)%100)*2); + } + else { + flt1=(float)mcp24aa32_read_word(0x1f00 +((amperes/factor)%10)*2); + } + flt2=(float)(t_clb); + flt2/=1000; + flt1/=flt2; + if(amperes>9999) { + flt1*=(float)((amperes/factor)%100); + flt1/=10; + } + else { + flt1*=(float)((amperes/factor)%10); + } + i_to_a(text,(uint16_t)(flt1),4); + ili9341_setcursor(230,210); + ili9341_settextsize(3); + ili9341_out(text); + if(factor==1000) { + mcp24aa32_write_word((0x100*step_width) + (((amperes/factor)%100)*2),(uint16_t)(flt1)); + dac[step_width][(amperes/factor)%100]=(uint16_t)(flt1); + } + else { + mcp24aa32_write_word((0x100*step_width) + (((amperes/factor)%10)*2),(uint16_t)(flt1)); + dac[step_width][(amperes/factor)%10]=(uint16_t)(flt1); + } + delay_ms(50); + GPIOB->BRR=0x100; + calib=0; + set_mode=2; + } + else if(set_volt) { + set_volt=0; + set_mode=2; + } + else // outside calibration just toggle load on/off + { + run^=1; + set_mode=9; + } + + break; + case 0xfc: // set step width + step_width++; + factor*=10; + if(step_width==4) + { + factor=1; + step_width=0; + } + set_mode=5; + break; + + case 0xfb: // reset wh/ah counters + wh=0; + ah=0; + s=0; + m=0; + h=0; + set_mode=4; + break; + case 0xf9: + set_volt=1; + set_mode=6; + break; + case 0xea: // calibration mode + calib=1; + if(amperes>9999) { + t_clb=amperes/10; + } + else { + t_clb=amperes*(1000/factor); + } + dac_val[0]=0; + dac_val[1]=0; + dac_val[2]=0; + dac_val[3]=0; + if(factor==100) { + dac_val[step_width]=mcp24aa32_read_word(0x1e00 +((amperes/factor)%10)*2); + } + else if(factor==1000) { + dac_val[step_width]=mcp24aa32_read_word(0x1e00 +((amperes/factor)%100)*2); + } + else { + dac_val[step_width]=mcp24aa32_read_word(0x1f00 +((amperes/factor)%10)*2); + } + mcp4728_write_fast_dac(dac_val); + fet_pulldown(dac_val); + GPIOB->BSRR=0x100; + set_mode=10; + break; + } + + if(!menu) { + ili9341_fillrect(4,215,225,25,BLACK); + } + keyfunc=0; + btn_hb=0; + + } + + if(set_mode) + { + switch(set_mode) + { + case 2: // adjust DAC + show_amperes(amperes); + show_dec_mark(factor); + dac_val[0]=dac[0][amperes%10]; + dac_val[1]=dac[1][(amperes/10)%10]; + dac_val[2]=dac[2][(amperes/100)%10]; + dac_val[3]=dac[3][(amperes/1000)%100]; + + mcp4728_write_fast_dac(dac_val); + + if(run) { + fet_pulldown(dac_val); + mcp4728_set_pd(0x0); + } + else { + fet_pulldown(null); + mcp4728_set_pd(0xaa); + } + + if (init) { + set_mode=4; + } + else { + set_mode=0; + } + break; + case 4: + if(s==60) { + m++; + s=0; + } + if(m==60) { + h++; + m=0; + } + if(h==100) { + h=0; + } + t1_32=(uint32_t)wh; + t1_16=t1_32%1000; + t2_16=t1_32/1000; + ili9341_setcursor(210,75); + ili9341_settextsize(2); + ili9341_settextcolour(LIGHTBLUE,LIGHTGREY); + i_to_a(text,t2_16,3); + ili9341_out(text); + ili9341_out("."); + i_to_a(text,t1_16,3); + ili9341_out(text); + ili9341_out("Wh "); + ili9341_setcursor(210,97); + ili9341_settextcolour(DARKCYAN,LIGHTGREY); + t1_32=(uint32_t)ah; + t1_16=t1_32%1000; + t2_16=t1_32/1000; + i_to_a(text,t2_16,2); + ili9341_out(" "); + ili9341_out(text); + ili9341_out("."); + i_to_a(text,t1_16,3); + ili9341_out(text); + ili9341_out("Ah"); + ili9341_setcursor(210,119); + ili9341_settextcolour(BLACK,LIGHTGREY); + i_to_a(text,h,2); + ili9341_out(" "); + ili9341_out(text); + ili9341_out(":"); + i_to_a(text,m,2); + ili9341_out(text); + ili9341_out(":"); + i_to_a(text,s,2); + ili9341_out(text); + temperature=mcp9808_read(); + show_temperature((uint16_t)(temperature)); + + if(init) { + set_mode=5; + } + else { + ah+=(amperes/(float)3600); + wh+=((amperes*(float)(volt/1000))/3600); + s++; + set_mode=0; + + } + break; + case 5: + show_dec_mark(factor); + if(init) { + set_mode=6; + } + else { + set_mode=0; + } + break; + case 6: + ili9341_setcursor(230,175); + ili9341_settextsize(2); + ili9341_settextcolour(DARKGREEN,LIGHTGREY); + t1_16=cutoff_volt/100; + i_to_a(text,t1_16,3); + ili9341_out(text); + ili9341_out("."); + t1_16=cutoff_volt%100; + i_to_a(text,t1_16,2); + ili9341_out(text); + ili9341_out("V"); + if(init) { + set_mode=9; + } + else { + set_mode=0; + } + break; + case 9: + if(run) + { + EXTI->PR |= EXTI_PR_PR17; + RTC->ISR &= ~(RTC_ISR_ALRAF); + EXTI->IMR |= EXTI_IMR_MR17; /* (13) */ + EXTI->RTSR |= EXTI_RTSR_TR17; + NVIC->ISER[0] |= (1<<(RTC_IRQn & 0x1f)); + mcp4728_set_pd(0x0); + fet_pulldown(dac_val); + } + else + { + EXTI->IMR &= ~EXTI_IMR_MR17; /* (13) */ + EXTI->RTSR &= ~EXTI_RTSR_TR17; + NVIC->ISER[0] &= ~(1<<(RTC_IRQn & 0x1f)); + EXTI->PR |= EXTI_PR_PR17; + RTC->ISR &= ~(RTC_ISR_ALRAF); + mcp4728_set_pd(0xaa); + fet_pulldown(null); + } + show_status(run); + if(init) { + init=0; + NVIC->ISER[0] |= (1<<(TIM14_IRQn & 0x1f)); + NVIC->ISER[0] |= (1<<(EXTI2_3_IRQn & 0x1f)); + } + set_mode=0; + break; + case 10: + + ili9341_setcursor(230,210); + ili9341_settextsize(3); + ili9341_settextcolour(WHITE,BLACK); + i_to_a(text,t_clb,4); + ili9341_out(text); + break; + case 11: // read ADC values + if(read_adc) + { + volt=(float)(mcp3421_read()); + volt*=0.8055; //0.7856; + show_voltage((uint32_t)(volt)); + show_amperes(amperes); + show_watt((uint32_t)((uint32_t)(volt)*amperes)/1000); + show_resistance((volt*10)/amperes); + if(!run) { + temperature=mcp9808_read(); + show_temperature((uint16_t)(temperature)); + } + if(cutoff_volt!=0) + { + if(volt<=(cutoff_volt*10)) + { + run=0; + //fet_pulldown(null); + //mcp4728_set_pd(0xaa); + set_mode=9; + } + } + else { + set_mode=0; + } + read_adc=0; + } + break; + + } + + } + + } + return 0; +} + + +void RCC_Configuration(void) +{ + + /* + RCC->CR |= ((uint32_t)RCC_CR_HSEON); + + while((RCC->CR & RCC_CR_HSERDY) == 0) {} + + FLASH->ACR |= FLASH_ACR_LATENCY | FLASH_ACR_PRFTBE; + + RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1; + RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE_DIV1; + + RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMUL6); + + RCC->CR |= RCC_CR_PLLON; + + while((RCC->CR & RCC_CR_PLLRDY) == 0) {} + + RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL; + + while((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL) { } + */ + + + //RCC->CR |= ((uint32_t)RCC_CR_HSEBYP); + RCC->CR |= ((uint32_t)RCC_CR_HSEON); + + while((RCC->CR & RCC_CR_HSERDY) == 0) {} + + FLASH->ACR |= FLASH_ACR_LATENCY | FLASH_ACR_PRFTBE; + + RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1 | RCC_CFGR_PPRE_DIV1; + + if ((RCC->CFGR & RCC_CFGR_SWS) == RCC_CFGR_SWS_PLL) + { + RCC->CFGR &= (uint32_t) (~RCC_CFGR_SW); + while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI) + { + // For robust implementation, add here time-out management + } + } + RCC->CR &= (uint32_t)(~RCC_CR_PLLON); + while((RCC->CR & RCC_CR_PLLRDY) != 0) + { + // For robust implementation, add here time-out management + } + RCC->CFGR = (RCC->CFGR & (~RCC_CFGR_PLLMUL)) | (RCC_CFGR_PLLSRC_HSE_PREDIV) | (RCC_CFGR_PLLMUL6); + RCC->CR |= RCC_CR_PLLON; + while((RCC->CR & RCC_CR_PLLRDY) == 0) + { + // For robust implementation, add here time-out management + } + RCC->CFGR |= (uint32_t) (RCC_CFGR_SW_PLL); + while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL) + { + // For robust implementation, add here time-out management + } + + + SystemCoreClockUpdate(); + + RCC->AHBENR |= RCC_AHBENR_GPIOAEN; + RCC->AHBENR |= RCC_AHBENR_GPIOBEN; + RCC->AHBENR |= RCC_AHBENR_GPIOCEN; + RCC->APB2ENR |= RCC_APB2ENR_SPI1EN; + RCC->APB1ENR |= RCC_APB1ENR_I2C1EN; + RCC->APB1ENR |= RCC_APB1ENR_TIM3EN; + RCC->APB1ENR |= RCC_APB1ENR_TIM14EN; + RCC->APB2ENR |= RCC_APB2ENR_TIM16EN; + RCC->APB1ENR |= RCC_APB1ENR_PWREN; + RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN; + RCC->APB2ENR |= RCC_APB2ENR_SYSCFGCOMPEN; + //RCC->APB2ENR |= RCC_APB2ENR_IOPAEN; + //RCC->APB2ENR |= RCC_APB2ENR_IOPBEN; + //RCC->APB2ENR |= RCC_APB2ENR_IOPCEN; + //RCC->APB2ENR |= RCC_APB2ENR_AFIOEN; + //RCC->APB1ENR |= RCC_APB1ENR_TIM2EN; + //RCC->APB1ENR |= RCC_APB1ENR_TIM3EN; + //RCC->APB1ENR |= RCC_APB1ENR_BKPEN; + //RCC->APB1ENR |= RCC_APB1ENR_PWREN; + + + //RCC->APB1ENR |= RCC_APB1ENR_I2C1EN; + //RCC->APB1ENR |= RCC_APB1ENR_SPI2EN; + + +} + +extern void EXTI2_3_IRQHandler(void) +{ + if(EXTI->PR & EXTI_PR_PR3) + { +/* + ili9341_setcursor(4, 200); + ili9341_settextsize(1); + ili9341_out("Interrupt"); + */ + keyfunc=0xfd; + run=1; + EXTI->PR |= EXTI_PR_PR3; + } +} + +extern void TIM16_IRQHandler(void) +{ +// NVIC->ISER[0] &= ~(1<<(TIM3_IRQn & 0x1f)); + + if(TIM16->SR & TIM_SR_UIF) // if UIF flag is set + { + int8_t enc_new=0; + int8_t enc_diff=0; + int8_t enc_temp; + + enc_temp=enc_last; + + enc_new = 0; + if( !PHASE_A ) { + enc_new = 3; } + if( !PHASE_B ) { + enc_new ^= 1; } // convert gray to binary + enc_diff = enc_last - enc_new; // difference last - new + if( enc_diff & 1 ) { // bit 0 = value (1) + enc_last = enc_new; // store new as next last + enc_delta += (enc_diff & 2) - 1; } // bit 1 = direction (+/-) + if(enc_temp!=enc_last) { + keyfunc=0xfe; + } + + if(!KEY) { + btn_hb++; + } + else { + if(!btn_hb) {} // keyfunc==0xfe) { keypress=0; keyfunc=0; } + else if(btn_hb<2000) { + keyfunc=0xfd; + btn_hb=0xffff; + } + else if(btn_hb<4000) { + keyfunc=0xfc; + btn_hb=0xffff; + } + else if(btn_hb<6000) { + keyfunc=0xf9; + btn_hb=0xffff; + } + else if(btn_hb<8000) { + keyfunc=0xfb; + btn_hb=0xffff; + } + else if(btn_hb<10000) { + keyfunc=0xfa; + btn_hb=0xffff; + } + else if(btn_hb<0xffff) { + keyfunc=0xea; + btn_hb=0xffff; + } + + } + if(!keyfunc) + { + + } + TIM16->SR &= ((uint16_t)~(0x1)); // clear UIF flag + } +// NVIC->ISER[0] &= ~(1<<(TIM3_IRQn & 0x1f)); + +} + + +extern void TIM14_IRQHandler(void) +{ + if(TIM14->SR & TIM_SR_UIF) // if UIF flag is set + { + set_mode=11; + read_adc=1; + check_temp=1; + + + TIM14->SR &= ((uint16_t)~(0x1)); // clear UIF flag + } +} + + +extern void RTC_IRQHandler(void) +{ +// NVIC->ISER[0] &= ~(1<<(TIM3_IRQn & 0x1f)); + + + if(RTC->ISR & RTC_ISR_ALRAF) { + timer++; + set_mode=4; + EXTI->PR |= EXTI_PR_PR17; + RTC->ISR &= ~(RTC_ISR_ALRAF); + + + } +// NVIC->ISER[0] &= ~(1<<(TIM3_IRQn & 0x1f)); + +} + +// ---------------------------------------------------------------------------- diff --git a/src/main.old b/src/main.old new file mode 100644 index 0000000..cdc8883 --- /dev/null +++ b/src/main.old @@ -0,0 +1,115 @@ +/* + * This file is part of the ??OS++ distribution. + * (https://github.com/micro-os-plus) + * Copyright (c) 2014 Liviu Ionescu. + * + * Permission is hereby granted, free of charge, to any person + * obtaining a copy of this software and associated documentation + * files (the "Software"), to deal in the Software without + * restriction, including without limitation the rights to use, + * copy, modify, merge, publish, distribute, sublicense, and/or + * sell copies of the Software, and to permit persons to whom + * the Software is furnished to do so, subject to the following + * conditions: + * + * The above copyright notice and this permission notice shall be + * included in all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR + * OTHER DEALINGS IN THE SOFTWARE. + */ + +// ---------------------------------------------------------------------------- + +#include +#include +#include "diag/Trace.h" + +#include "Timer.h" +#include "BlinkLed.h" + +// ---------------------------------------------------------------------------- +// +// Standalone STM32F0 led blink sample (trace via NONE). +// +// In debug configurations, demonstrate how to print a greeting message +// on the trace device. In release configurations the message is +// simply discarded. +// +// Then demonstrates how to blink a led with 1 Hz, using a +// continuous loop and SysTick delays. +// +// Trace support is enabled by adding the TRACE macro definition. +// By default the trace messages are forwarded to the NONE output, +// but can be rerouted to any device or completely suppressed, by +// changing the definitions required in system/src/diag/trace_impl.c +// (currently OS_USE_TRACE_ITM, OS_USE_TRACE_SEMIHOSTING_DEBUG/_STDOUT). +// +// The external clock frequency is specified as a preprocessor definition +// passed to the compiler via a command line option (see the 'C/C++ General' -> +// 'Paths and Symbols' -> the 'Symbols' tab, if you want to change it). +// The value selected during project creation was HSE_VALUE=8000000. +// +// Note: The default clock settings take the user defined HSE_VALUE and try +// to reach the maximum possible system clock. For the default 8 MHz input +// the result is guaranteed, but for other values it might not be possible, +// so please adjust the PLL settings in system/src/cmsis/system_stm32f0xx.c +// + +// ----- Timing definitions ------------------------------------------------- + +// Keep the LED on for 2/3 of a second. +#define BLINK_ON_TICKS (TIMER_FREQUENCY_HZ * 3 / 4) +#define BLINK_OFF_TICKS (TIMER_FREQUENCY_HZ - BLINK_ON_TICKS) + +// ----- main() --------------------------------------------------------------- + +// Sample pragmas to cope with warnings. Please note the related line at +// the end of this function, used to pop the compiler diagnostics status. +#pragma GCC diagnostic push +#pragma GCC diagnostic ignored "-Wunused-parameter" +#pragma GCC diagnostic ignored "-Wmissing-declarations" +#pragma GCC diagnostic ignored "-Wreturn-type" + +int +main(int argc, char* argv[]) +{ + // Send a greeting to the trace device (skipped on Release). + trace_puts("Hello ARM World!"); + + // At this stage the system clock should have already been configured + // at high speed. + trace_printf("System clock: %u Hz\n", SystemCoreClock); + + timer_start(); + + blink_led_init(); + + uint32_t seconds = 0; + + // Infinite loop + while (1) + { + blink_led_on(); + timer_sleep(seconds == 0 ? TIMER_FREQUENCY_HZ : BLINK_ON_TICKS); + + blink_led_off(); + timer_sleep(BLINK_OFF_TICKS); + + ++seconds; + + // Count seconds on the trace device. + trace_printf("Second %u\n", seconds); + } + // Infinite loop, never return. +} + +#pragma GCC diagnostic pop + +// ---------------------------------------------------------------------------- diff --git a/system/include/arm/semihosting.h b/system/include/arm/semihosting.h new file mode 100644 index 0000000..be713b2 --- /dev/null +++ b/system/include/arm/semihosting.h @@ -0,0 +1,142 @@ +/* + * This file is part of the ??OS++ distribution. + * (https://github.com/micro-os-plus) + * Copyright (c) 2014 Liviu Ionescu. + * + * Permission is hereby granted, free of charge, to any person + * obtaining a copy of this software and associated documentation + * files (the "Software"), to deal in the Software without + * restriction, including without limitation the rights to use, + * copy, modify, merge, publish, distribute, sublicense, and/or + * sell copies of the Software, and to permit persons to whom + * the Software is furnished to do so, subject to the following + * conditions: + * + * The above copyright notice and this permission notice shall be + * included in all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR + * OTHER DEALINGS IN THE SOFTWARE. + */ + +#ifndef ARM_SEMIHOSTING_H_ +#define ARM_SEMIHOSTING_H_ + +// ---------------------------------------------------------------------------- + +// Semihosting operations. +enum OperationNumber +{ + // Regular operations + SEMIHOSTING_EnterSVC = 0x17, + SEMIHOSTING_ReportException = 0x18, + SEMIHOSTING_SYS_CLOSE = 0x02, + SEMIHOSTING_SYS_CLOCK = 0x10, + SEMIHOSTING_SYS_ELAPSED = 0x30, + SEMIHOSTING_SYS_ERRNO = 0x13, + SEMIHOSTING_SYS_FLEN = 0x0C, + SEMIHOSTING_SYS_GET_CMDLINE = 0x15, + SEMIHOSTING_SYS_HEAPINFO = 0x16, + SEMIHOSTING_SYS_ISERROR = 0x08, + SEMIHOSTING_SYS_ISTTY = 0x09, + SEMIHOSTING_SYS_OPEN = 0x01, + SEMIHOSTING_SYS_READ = 0x06, + SEMIHOSTING_SYS_READC = 0x07, + SEMIHOSTING_SYS_REMOVE = 0x0E, + SEMIHOSTING_SYS_RENAME = 0x0F, + SEMIHOSTING_SYS_SEEK = 0x0A, + SEMIHOSTING_SYS_SYSTEM = 0x12, + SEMIHOSTING_SYS_TICKFREQ = 0x31, + SEMIHOSTING_SYS_TIME = 0x11, + SEMIHOSTING_SYS_TMPNAM = 0x0D, + SEMIHOSTING_SYS_WRITE = 0x05, + SEMIHOSTING_SYS_WRITEC = 0x03, + SEMIHOSTING_SYS_WRITE0 = 0x04, + + // Codes returned by SEMIHOSTING_ReportException + ADP_Stopped_ApplicationExit = ((2 << 16) + 38), + ADP_Stopped_RunTimeError = ((2 << 16) + 35), + +}; + +// ---------------------------------------------------------------------------- + +// SWI numbers and reason codes for RDI (Angel) monitors. +#define AngelSWI_ARM 0x123456 +#ifdef __thumb__ +#define AngelSWI 0xAB +#else +#define AngelSWI AngelSWI_ARM +#endif +// For thumb only architectures use the BKPT instruction instead of SWI. +#if defined(__ARM_ARCH_7M__) \ + || defined(__ARM_ARCH_7EM__) \ + || defined(__ARM_ARCH_6M__) +#define AngelSWIInsn "bkpt" +#define AngelSWIAsm bkpt +#else +#define AngelSWIInsn "swi" +#define AngelSWIAsm swi +#endif + +#if defined(OS_DEBUG_SEMIHOSTING_FAULTS) +// Testing the local semihosting handler cannot use another BKPT, since this +// configuration cannot trigger HaedFault exceptions while the debugger is +// connected, so we use an illegal op code, that will trigger an +// UsageFault exception. +#define AngelSWITestFault "setend be" +#define AngelSWITestFaultOpCode (0xB658) +#endif + +static inline int +__attribute__ ((always_inline)) +call_host (int reason, void* arg) +{ + int value; + asm volatile ( + + " mov r0, %[rsn] \n" + " mov r1, %[arg] \n" +#if defined(OS_DEBUG_SEMIHOSTING_FAULTS) + " " AngelSWITestFault " \n" +#else + " " AngelSWIInsn " %[swi] \n" +#endif + " mov %[val], r0" + + : [val] "=r" (value) /* Outputs */ + : [rsn] "r" (reason), [arg] "r" (arg), [swi] "i" (AngelSWI) /* Inputs */ + : "r0", "r1", "r2", "r3", "ip", "lr", "memory", "cc" + // Clobbers r0 and r1, and lr if in supervisor mode + ); + + // Accordingly to page 13-77 of ARM DUI 0040D other registers + // can also be clobbered. Some memory positions may also be + // changed by a system call, so they should not be kept in + // registers. Note: we are assuming the manual is right and + // Angel is respecting the APCS. + return value; +} + +// ---------------------------------------------------------------------------- + +// Function used in _exit() to return the status code as Angel exception. +static inline void +__attribute__ ((always_inline,noreturn)) +report_exception (int reason) +{ + call_host (SEMIHOSTING_ReportException, (void*) reason); + + for (;;) + ; +} + +// ---------------------------------------------------------------------------- + +#endif // ARM_SEMIHOSTING_H_ diff --git a/system/include/cmsis/.stm32f0xx.h.swp b/system/include/cmsis/.stm32f0xx.h.swp new file mode 100644 index 0000000..234a55b Binary files /dev/null and b/system/include/cmsis/.stm32f0xx.h.swp differ diff --git a/system/include/cmsis/README_DEVICE.txt b/system/include/cmsis/README_DEVICE.txt new file mode 100644 index 0000000..15ad66e --- /dev/null +++ b/system/include/cmsis/README_DEVICE.txt @@ -0,0 +1,7 @@ +The stm32f0xx.h and system_stm32f0xx.h files are from +STM32F0xx_StdPeriph_Lib_V1.5.0.zip, the folder: + + STM32F0xx_StdPeriph_Lib_V1.5.0/Libraries/CMSIS/Device/ST/STM32F0xx/Include + +The cmsis_device.h is added for convenience. + diff --git a/system/include/cmsis/arm_common_tables.h b/system/include/cmsis/arm_common_tables.h new file mode 100644 index 0000000..8742a56 --- /dev/null +++ b/system/include/cmsis/arm_common_tables.h @@ -0,0 +1,136 @@ +/* ---------------------------------------------------------------------- +* Copyright (C) 2010-2014 ARM Limited. All rights reserved. +* +* $Date: 19. October 2015 +* $Revision: V.1.4.5 a +* +* Project: CMSIS DSP Library +* Title: arm_common_tables.h +* +* Description: This file has extern declaration for common tables like Bitreverse, reciprocal etc which are used across different functions +* +* Target Processor: Cortex-M4/Cortex-M3 +* +* Redistribution and use in source and binary forms, with or without +* modification, are permitted provided that the following conditions +* are met: +* - Redistributions of source code must retain the above copyright +* notice, this list of conditions and the following disclaimer. +* - Redistributions in binary form must reproduce the above copyright +* notice, this list of conditions and the following disclaimer in +* the documentation and/or other materials provided with the +* distribution. +* - Neither the name of ARM LIMITED nor the names of its contributors +* may be used to endorse or promote products derived from this +* software without specific prior written permission. +* +* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS +* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT +* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS +* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE +* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, +* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, +* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; +* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER +* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT +* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN +* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +* POSSIBILITY OF SUCH DAMAGE. +* -------------------------------------------------------------------- */ + +#ifndef _ARM_COMMON_TABLES_H +#define _ARM_COMMON_TABLES_H + +#include "arm_math.h" + +extern const uint16_t armBitRevTable[1024]; +extern const q15_t armRecipTableQ15[64]; +extern const q31_t armRecipTableQ31[64]; +/* extern const q31_t realCoefAQ31[1024]; */ +/* extern const q31_t realCoefBQ31[1024]; */ +extern const float32_t twiddleCoef_16[32]; +extern const float32_t twiddleCoef_32[64]; +extern const float32_t twiddleCoef_64[128]; +extern const float32_t twiddleCoef_128[256]; +extern const float32_t twiddleCoef_256[512]; +extern const float32_t twiddleCoef_512[1024]; +extern const float32_t twiddleCoef_1024[2048]; +extern const float32_t twiddleCoef_2048[4096]; +extern const float32_t twiddleCoef_4096[8192]; +#define twiddleCoef twiddleCoef_4096 +extern const q31_t twiddleCoef_16_q31[24]; +extern const q31_t twiddleCoef_32_q31[48]; +extern const q31_t twiddleCoef_64_q31[96]; +extern const q31_t twiddleCoef_128_q31[192]; +extern const q31_t twiddleCoef_256_q31[384]; +extern const q31_t twiddleCoef_512_q31[768]; +extern const q31_t twiddleCoef_1024_q31[1536]; +extern const q31_t twiddleCoef_2048_q31[3072]; +extern const q31_t twiddleCoef_4096_q31[6144]; +extern const q15_t twiddleCoef_16_q15[24]; +extern const q15_t twiddleCoef_32_q15[48]; +extern const q15_t twiddleCoef_64_q15[96]; +extern const q15_t twiddleCoef_128_q15[192]; +extern const q15_t twiddleCoef_256_q15[384]; +extern const q15_t twiddleCoef_512_q15[768]; +extern const q15_t twiddleCoef_1024_q15[1536]; +extern const q15_t twiddleCoef_2048_q15[3072]; +extern const q15_t twiddleCoef_4096_q15[6144]; +extern const float32_t twiddleCoef_rfft_32[32]; +extern const float32_t twiddleCoef_rfft_64[64]; +extern const float32_t twiddleCoef_rfft_128[128]; +extern const float32_t twiddleCoef_rfft_256[256]; +extern const float32_t twiddleCoef_rfft_512[512]; +extern const float32_t twiddleCoef_rfft_1024[1024]; +extern const float32_t twiddleCoef_rfft_2048[2048]; +extern const float32_t twiddleCoef_rfft_4096[4096]; + + +/* floating-point bit reversal tables */ +#define ARMBITREVINDEXTABLE__16_TABLE_LENGTH ((uint16_t)20 ) +#define ARMBITREVINDEXTABLE__32_TABLE_LENGTH ((uint16_t)48 ) +#define ARMBITREVINDEXTABLE__64_TABLE_LENGTH ((uint16_t)56 ) +#define ARMBITREVINDEXTABLE_128_TABLE_LENGTH ((uint16_t)208 ) +#define ARMBITREVINDEXTABLE_256_TABLE_LENGTH ((uint16_t)440 ) +#define ARMBITREVINDEXTABLE_512_TABLE_LENGTH ((uint16_t)448 ) +#define ARMBITREVINDEXTABLE1024_TABLE_LENGTH ((uint16_t)1800) +#define ARMBITREVINDEXTABLE2048_TABLE_LENGTH ((uint16_t)3808) +#define ARMBITREVINDEXTABLE4096_TABLE_LENGTH ((uint16_t)4032) + +extern const uint16_t armBitRevIndexTable16[ARMBITREVINDEXTABLE__16_TABLE_LENGTH]; +extern const uint16_t armBitRevIndexTable32[ARMBITREVINDEXTABLE__32_TABLE_LENGTH]; +extern const uint16_t armBitRevIndexTable64[ARMBITREVINDEXTABLE__64_TABLE_LENGTH]; +extern const uint16_t armBitRevIndexTable128[ARMBITREVINDEXTABLE_128_TABLE_LENGTH]; +extern const uint16_t armBitRevIndexTable256[ARMBITREVINDEXTABLE_256_TABLE_LENGTH]; +extern const uint16_t armBitRevIndexTable512[ARMBITREVINDEXTABLE_512_TABLE_LENGTH]; +extern const uint16_t armBitRevIndexTable1024[ARMBITREVINDEXTABLE1024_TABLE_LENGTH]; +extern const uint16_t armBitRevIndexTable2048[ARMBITREVINDEXTABLE2048_TABLE_LENGTH]; +extern const uint16_t armBitRevIndexTable4096[ARMBITREVINDEXTABLE4096_TABLE_LENGTH]; + +/* fixed-point bit reversal tables */ +#define ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH ((uint16_t)12 ) +#define ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH ((uint16_t)24 ) +#define ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH ((uint16_t)56 ) +#define ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH ((uint16_t)112 ) +#define ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH ((uint16_t)240 ) +#define ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH ((uint16_t)480 ) +#define ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH ((uint16_t)992 ) +#define ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH ((uint16_t)1984) +#define ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH ((uint16_t)4032) + +extern const uint16_t armBitRevIndexTable_fixed_16[ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH]; +extern const uint16_t armBitRevIndexTable_fixed_32[ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH]; +extern const uint16_t armBitRevIndexTable_fixed_64[ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH]; +extern const uint16_t armBitRevIndexTable_fixed_128[ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH]; +extern const uint16_t armBitRevIndexTable_fixed_256[ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH]; +extern const uint16_t armBitRevIndexTable_fixed_512[ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH]; +extern const uint16_t armBitRevIndexTable_fixed_1024[ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH]; +extern const uint16_t armBitRevIndexTable_fixed_2048[ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH]; +extern const uint16_t armBitRevIndexTable_fixed_4096[ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH]; + +/* Tables for Fast Math Sine and Cosine */ +extern const float32_t sinTable_f32[FAST_MATH_TABLE_SIZE + 1]; +extern const q31_t sinTable_q31[FAST_MATH_TABLE_SIZE + 1]; +extern const q15_t sinTable_q15[FAST_MATH_TABLE_SIZE + 1]; + +#endif /* ARM_COMMON_TABLES_H */ diff --git a/system/include/cmsis/arm_const_structs.h b/system/include/cmsis/arm_const_structs.h new file mode 100644 index 0000000..726d06e --- /dev/null +++ b/system/include/cmsis/arm_const_structs.h @@ -0,0 +1,79 @@ +/* ---------------------------------------------------------------------- +* Copyright (C) 2010-2014 ARM Limited. All rights reserved. +* +* $Date: 19. March 2015 +* $Revision: V.1.4.5 +* +* Project: CMSIS DSP Library +* Title: arm_const_structs.h +* +* Description: This file has constant structs that are initialized for +* user convenience. For example, some can be given as +* arguments to the arm_cfft_f32() function. +* +* Target Processor: Cortex-M4/Cortex-M3 +* +* Redistribution and use in source and binary forms, with or without +* modification, are permitted provided that the following conditions +* are met: +* - Redistributions of source code must retain the above copyright +* notice, this list of conditions and the following disclaimer. +* - Redistributions in binary form must reproduce the above copyright +* notice, this list of conditions and the following disclaimer in +* the documentation and/or other materials provided with the +* distribution. +* - Neither the name of ARM LIMITED nor the names of its contributors +* may be used to endorse or promote products derived from this +* software without specific prior written permission. +* +* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS +* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT +* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS +* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE +* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, +* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, +* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; +* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER +* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT +* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN +* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +* POSSIBILITY OF SUCH DAMAGE. +* -------------------------------------------------------------------- */ + +#ifndef _ARM_CONST_STRUCTS_H +#define _ARM_CONST_STRUCTS_H + +#include "arm_math.h" +#include "arm_common_tables.h" + + extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len16; + extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len32; + extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len64; + extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len128; + extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len256; + extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len512; + extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len1024; + extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len2048; + extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len4096; + + extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len16; + extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len32; + extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len64; + extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len128; + extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len256; + extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len512; + extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len1024; + extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len2048; + extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len4096; + + extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len16; + extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len32; + extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len64; + extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len128; + extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len256; + extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len512; + extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len1024; + extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len2048; + extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len4096; + +#endif diff --git a/system/include/cmsis/arm_math.h b/system/include/cmsis/arm_math.h new file mode 100644 index 0000000..d33f8a9 --- /dev/null +++ b/system/include/cmsis/arm_math.h @@ -0,0 +1,7154 @@ +/* ---------------------------------------------------------------------- +* Copyright (C) 2010-2015 ARM Limited. All rights reserved. +* +* $Date: 20. October 2015 +* $Revision: V1.4.5 b +* +* Project: CMSIS DSP Library +* Title: arm_math.h +* +* Description: Public header file for CMSIS DSP Library +* +* Target Processor: Cortex-M7/Cortex-M4/Cortex-M3/Cortex-M0 +* +* Redistribution and use in source and binary forms, with or without +* modification, are permitted provided that the following conditions +* are met: +* - Redistributions of source code must retain the above copyright +* notice, this list of conditions and the following disclaimer. +* - Redistributions in binary form must reproduce the above copyright +* notice, this list of conditions and the following disclaimer in +* the documentation and/or other materials provided with the +* distribution. +* - Neither the name of ARM LIMITED nor the names of its contributors +* may be used to endorse or promote products derived from this +* software without specific prior written permission. +* +* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS +* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT +* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS +* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE +* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, +* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, +* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; +* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER +* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT +* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN +* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +* POSSIBILITY OF SUCH DAMAGE. + * -------------------------------------------------------------------- */ + +/** + \mainpage CMSIS DSP Software Library + * + * Introduction + * ------------ + * + * This user manual describes the CMSIS DSP software library, + * a suite of common signal processing functions for use on Cortex-M processor based devices. + * + * The library is divided into a number of functions each covering a specific category: + * - Basic math functions + * - Fast math functions + * - Complex math functions + * - Filters + * - Matrix functions + * - Transforms + * - Motor control functions + * - Statistical functions + * - Support functions + * - Interpolation functions + * + * The library has separate functions for operating on 8-bit integers, 16-bit integers, + * 32-bit integer and 32-bit floating-point values. + * + * Using the Library + * ------------ + * + * The library installer contains prebuilt versions of the libraries in the Lib folder. + * - arm_cortexM7lfdp_math.lib (Little endian and Double Precision Floating Point Unit on Cortex-M7) + * - arm_cortexM7bfdp_math.lib (Big endian and Double Precision Floating Point Unit on Cortex-M7) + * - arm_cortexM7lfsp_math.lib (Little endian and Single Precision Floating Point Unit on Cortex-M7) + * - arm_cortexM7bfsp_math.lib (Big endian and Single Precision Floating Point Unit on Cortex-M7) + * - arm_cortexM7l_math.lib (Little endian on Cortex-M7) + * - arm_cortexM7b_math.lib (Big endian on Cortex-M7) + * - arm_cortexM4lf_math.lib (Little endian and Floating Point Unit on Cortex-M4) + * - arm_cortexM4bf_math.lib (Big endian and Floating Point Unit on Cortex-M4) + * - arm_cortexM4l_math.lib (Little endian on Cortex-M4) + * - arm_cortexM4b_math.lib (Big endian on Cortex-M4) + * - arm_cortexM3l_math.lib (Little endian on Cortex-M3) + * - arm_cortexM3b_math.lib (Big endian on Cortex-M3) + * - arm_cortexM0l_math.lib (Little endian on Cortex-M0 / CortexM0+) + * - arm_cortexM0b_math.lib (Big endian on Cortex-M0 / CortexM0+) + * + * The library functions are declared in the public file arm_math.h which is placed in the Include folder. + * Simply include this file and link the appropriate library in the application and begin calling the library functions. The Library supports single + * public header file arm_math.h for Cortex-M7/M4/M3/M0/M0+ with little endian and big endian. Same header file will be used for floating point unit(FPU) variants. + * Define the appropriate pre processor MACRO ARM_MATH_CM7 or ARM_MATH_CM4 or ARM_MATH_CM3 or + * ARM_MATH_CM0 or ARM_MATH_CM0PLUS depending on the target processor in the application. + * + * Examples + * -------- + * + * The library ships with a number of examples which demonstrate how to use the library functions. + * + * Toolchain Support + * ------------ + * + * The library has been developed and tested with MDK-ARM version 5.14.0.0 + * The library is being tested in GCC and IAR toolchains and updates on this activity will be made available shortly. + * + * Building the Library + * ------------ + * + * The library installer contains a project file to re build libraries on MDK-ARM Tool chain in the CMSIS\\DSP_Lib\\Source\\ARM folder. + * - arm_cortexM_math.uvprojx + * + * + * The libraries can be built by opening the arm_cortexM_math.uvprojx project in MDK-ARM, selecting a specific target, and defining the optional pre processor MACROs detailed above. + * + * Pre-processor Macros + * ------------ + * + * Each library project have differant pre-processor macros. + * + * - UNALIGNED_SUPPORT_DISABLE: + * + * Define macro UNALIGNED_SUPPORT_DISABLE, If the silicon does not support unaligned memory access + * + * - ARM_MATH_BIG_ENDIAN: + * + * Define macro ARM_MATH_BIG_ENDIAN to build the library for big endian targets. By default library builds for little endian targets. + * + * - ARM_MATH_MATRIX_CHECK: + * + * Define macro ARM_MATH_MATRIX_CHECK for checking on the input and output sizes of matrices + * + * - ARM_MATH_ROUNDING: + * + * Define macro ARM_MATH_ROUNDING for rounding on support functions + * + * - ARM_MATH_CMx: + * + * Define macro ARM_MATH_CM4 for building the library on Cortex-M4 target, ARM_MATH_CM3 for building library on Cortex-M3 target + * and ARM_MATH_CM0 for building library on Cortex-M0 target, ARM_MATH_CM0PLUS for building library on Cortex-M0+ target, and + * ARM_MATH_CM7 for building the library on cortex-M7. + * + * - __FPU_PRESENT: + * + * Initialize macro __FPU_PRESENT = 1 when building on FPU supported Targets. Enable this macro for M4bf and M4lf libraries + * + *
+ * CMSIS-DSP in ARM::CMSIS Pack + * ----------------------------- + * + * The following files relevant to CMSIS-DSP are present in the ARM::CMSIS Pack directories: + * |File/Folder |Content | + * |------------------------------|------------------------------------------------------------------------| + * |\b CMSIS\\Documentation\\DSP | This documentation | + * |\b CMSIS\\DSP_Lib | Software license agreement (license.txt) | + * |\b CMSIS\\DSP_Lib\\Examples | Example projects demonstrating the usage of the library functions | + * |\b CMSIS\\DSP_Lib\\Source | Source files for rebuilding the library | + * + *
+ * Revision History of CMSIS-DSP + * ------------ + * Please refer to \ref ChangeLog_pg. + * + * Copyright Notice + * ------------ + * + * Copyright (C) 2010-2015 ARM Limited. All rights reserved. + */ + + +/** + * @defgroup groupMath Basic Math Functions + */ + +/** + * @defgroup groupFastMath Fast Math Functions + * This set of functions provides a fast approximation to sine, cosine, and square root. + * As compared to most of the other functions in the CMSIS math library, the fast math functions + * operate on individual values and not arrays. + * There are separate functions for Q15, Q31, and floating-point data. + * + */ + +/** + * @defgroup groupCmplxMath Complex Math Functions + * This set of functions operates on complex data vectors. + * The data in the complex arrays is stored in an interleaved fashion + * (real, imag, real, imag, ...). + * In the API functions, the number of samples in a complex array refers + * to the number of complex values; the array contains twice this number of + * real values. + */ + +/** + * @defgroup groupFilters Filtering Functions + */ + +/** + * @defgroup groupMatrix Matrix Functions + * + * This set of functions provides basic matrix math operations. + * The functions operate on matrix data structures. For example, + * the type + * definition for the floating-point matrix structure is shown + * below: + * 
+ *     typedef struct
+ *     {
+ *       uint16_t numRows;     // number of rows of the matrix.
+ *       uint16_t numCols;     // number of columns of the matrix.
+ *       float32_t *pData;     // points to the data of the matrix.
+ *     } arm_matrix_instance_f32;
+ *
+ * There are similar definitions for Q15 and Q31 data types. + * + * The structure specifies the size of the matrix and then points to + * an array of data. The array is of size numRows X numCols + * and the values are arranged in row order. That is, the + * matrix element (i, j) is stored at: + * 
+ *     pData[i*numCols + j]
+ *
+ * + * \par Init Functions + * There is an associated initialization function for each type of matrix + * data structure. + * The initialization function sets the values of the internal structure fields. + * Refer to the function arm_mat_init_f32(), arm_mat_init_q31() + * and arm_mat_init_q15() for floating-point, Q31 and Q15 types, respectively. + * + * \par + * Use of the initialization function is optional. However, if initialization function is used + * then the instance structure cannot be placed into a const data section. + * To place the instance structure in a const data + * section, manually initialize the data structure. For example: + * 
+ * arm_matrix_instance_f32 S = {nRows, nColumns, pData};
+ * arm_matrix_instance_q31 S = {nRows, nColumns, pData};
+ * arm_matrix_instance_q15 S = {nRows, nColumns, pData};
+ *
+ * where nRows specifies the number of rows, nColumns + * specifies the number of columns, and pData points to the + * data array. + * + * \par Size Checking + * By default all of the matrix functions perform size checking on the input and + * output matrices. For example, the matrix addition function verifies that the + * two input matrices and the output matrix all have the same number of rows and + * columns. If the size check fails the functions return: + * 
+ *     ARM_MATH_SIZE_MISMATCH
+ *
+ * Otherwise the functions return + * 
+ *     ARM_MATH_SUCCESS
+ *
+ * There is some overhead associated with this matrix size checking. + * The matrix size checking is enabled via the \#define + * 
+ *     ARM_MATH_MATRIX_CHECK
+ *
+ * within the library project settings. By default this macro is defined + * and size checking is enabled. By changing the project settings and + * undefining this macro size checking is eliminated and the functions + * run a bit faster. With size checking disabled the functions always + * return ARM_MATH_SUCCESS. + */ + +/** + * @defgroup groupTransforms Transform Functions + */ + +/** + * @defgroup groupController Controller Functions + */ + +/** + * @defgroup groupStats Statistics Functions + */ +/** + * @defgroup groupSupport Support Functions + */ + +/** + * @defgroup groupInterpolation Interpolation Functions + * These functions perform 1- and 2-dimensional interpolation of data. + * Linear interpolation is used for 1-dimensional data and + * bilinear interpolation is used for 2-dimensional data. + */ + +/** + * @defgroup groupExamples Examples + */ +#ifndef _ARM_MATH_H +#define _ARM_MATH_H + +/* ignore some GCC warnings */ +#if defined ( __GNUC__ ) +#pragma GCC diagnostic push +#pragma GCC diagnostic ignored "-Wsign-conversion" +#pragma GCC diagnostic ignored "-Wconversion" +#pragma GCC diagnostic ignored "-Wunused-parameter" +#endif + +#define __CMSIS_GENERIC /* disable NVIC and Systick functions */ + +#if defined(ARM_MATH_CM7) + #include "core_cm7.h" +#elif defined (ARM_MATH_CM4) + #include "core_cm4.h" +#elif defined (ARM_MATH_CM3) + #include "core_cm3.h" +#elif defined (ARM_MATH_CM0) + #include "core_cm0.h" + #define ARM_MATH_CM0_FAMILY +#elif defined (ARM_MATH_CM0PLUS) + #include "core_cm0plus.h" + #define ARM_MATH_CM0_FAMILY +#else + #error "Define according the used Cortex core ARM_MATH_CM7, ARM_MATH_CM4, ARM_MATH_CM3, ARM_MATH_CM0PLUS or ARM_MATH_CM0" +#endif + +#undef __CMSIS_GENERIC /* enable NVIC and Systick functions */ +#include "string.h" +#include "math.h" +#ifdef __cplusplus +extern "C" +{ +#endif + + + /** + * @brief Macros required for reciprocal calculation in Normalized LMS + */ + +#define DELTA_Q31 (0x100) +#define DELTA_Q15 0x5 +#define INDEX_MASK 0x0000003F +#ifndef PI +#define PI 3.14159265358979f +#endif + + /** + * @brief Macros required for SINE and COSINE Fast math approximations + */ + +#define FAST_MATH_TABLE_SIZE 512 +#define FAST_MATH_Q31_SHIFT (32 - 10) +#define FAST_MATH_Q15_SHIFT (16 - 10) +#define CONTROLLER_Q31_SHIFT (32 - 9) +#define TABLE_SIZE 256 +#define TABLE_SPACING_Q31 0x400000 +#define TABLE_SPACING_Q15 0x80 + + /** + * @brief Macros required for SINE and COSINE Controller functions + */ + /* 1.31(q31) Fixed value of 2/360 */ + /* -1 to +1 is divided into 360 values so total spacing is (2/360) */ +#define INPUT_SPACING 0xB60B61 + + /** + * @brief Macro for Unaligned Support + */ +#ifndef UNALIGNED_SUPPORT_DISABLE + #define ALIGN4 +#else + #if defined (__GNUC__) + #define ALIGN4 __attribute__((aligned(4))) + #else + #define ALIGN4 __align(4) + #endif +#endif /* #ifndef UNALIGNED_SUPPORT_DISABLE */ + + /** + * @brief Error status returned by some functions in the library. + */ + + typedef enum + { + ARM_MATH_SUCCESS = 0, /**< No error */ + ARM_MATH_ARGUMENT_ERROR = -1, /**< One or more arguments are incorrect */ + ARM_MATH_LENGTH_ERROR = -2, /**< Length of data buffer is incorrect */ + ARM_MATH_SIZE_MISMATCH = -3, /**< Size of matrices is not compatible with the operation. */ + ARM_MATH_NANINF = -4, /**< Not-a-number (NaN) or infinity is generated */ + ARM_MATH_SINGULAR = -5, /**< Generated by matrix inversion if the input matrix is singular and cannot be inverted. */ + ARM_MATH_TEST_FAILURE = -6 /**< Test Failed */ + } arm_status; + + /** + * @brief 8-bit fractional data type in 1.7 format. + */ + typedef int8_t q7_t; + + /** + * @brief 16-bit fractional data type in 1.15 format. + */ + typedef int16_t q15_t; + + /** + * @brief 32-bit fractional data type in 1.31 format. + */ + typedef int32_t q31_t; + + /** + * @brief 64-bit fractional data type in 1.63 format. + */ + typedef int64_t q63_t; + + /** + * @brief 32-bit floating-point type definition. + */ + typedef float float32_t; + + /** + * @brief 64-bit floating-point type definition. + */ + typedef double float64_t; + + /** + * @brief definition to read/write two 16 bit values. + */ +#if defined __CC_ARM + #define __SIMD32_TYPE int32_t __packed + #define CMSIS_UNUSED __attribute__((unused)) + +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #define __SIMD32_TYPE int32_t + #define CMSIS_UNUSED __attribute__((unused)) + +#elif defined __GNUC__ + #define __SIMD32_TYPE int32_t + #define CMSIS_UNUSED __attribute__((unused)) + +#elif defined __ICCARM__ + #define __SIMD32_TYPE int32_t __packed + #define CMSIS_UNUSED + +#elif defined __CSMC__ + #define __SIMD32_TYPE int32_t + #define CMSIS_UNUSED + +#elif defined __TASKING__ + #define __SIMD32_TYPE __unaligned int32_t + #define CMSIS_UNUSED + +#else + #error Unknown compiler +#endif + +#define __SIMD32(addr) (*(__SIMD32_TYPE **) & (addr)) +#define __SIMD32_CONST(addr) ((__SIMD32_TYPE *)(addr)) +#define _SIMD32_OFFSET(addr) (*(__SIMD32_TYPE *) (addr)) +#define __SIMD64(addr) (*(int64_t **) & (addr)) + +#if defined (ARM_MATH_CM3) || defined (ARM_MATH_CM0_FAMILY) + /** + * @brief definition to pack two 16 bit values. + */ +#define __PKHBT(ARG1, ARG2, ARG3) ( (((int32_t)(ARG1) << 0) & (int32_t)0x0000FFFF) | \ + (((int32_t)(ARG2) << ARG3) & (int32_t)0xFFFF0000) ) +#define __PKHTB(ARG1, ARG2, ARG3) ( (((int32_t)(ARG1) << 0) & (int32_t)0xFFFF0000) | \ + (((int32_t)(ARG2) >> ARG3) & (int32_t)0x0000FFFF) ) + +#endif + + + /** + * @brief definition to pack four 8 bit values. + */ +#ifndef ARM_MATH_BIG_ENDIAN + +#define __PACKq7(v0,v1,v2,v3) ( (((int32_t)(v0) << 0) & (int32_t)0x000000FF) | \ + (((int32_t)(v1) << 8) & (int32_t)0x0000FF00) | \ + (((int32_t)(v2) << 16) & (int32_t)0x00FF0000) | \ + (((int32_t)(v3) << 24) & (int32_t)0xFF000000) ) +#else + +#define __PACKq7(v0,v1,v2,v3) ( (((int32_t)(v3) << 0) & (int32_t)0x000000FF) | \ + (((int32_t)(v2) << 8) & (int32_t)0x0000FF00) | \ + (((int32_t)(v1) << 16) & (int32_t)0x00FF0000) | \ + (((int32_t)(v0) << 24) & (int32_t)0xFF000000) ) + +#endif + + + /** + * @brief Clips Q63 to Q31 values. + */ + static __INLINE q31_t clip_q63_to_q31( + q63_t x) + { + return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ? + ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x; + } + + /** + * @brief Clips Q63 to Q15 values. + */ + static __INLINE q15_t clip_q63_to_q15( + q63_t x) + { + return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ? + ((0x7FFF ^ ((q15_t) (x >> 63)))) : (q15_t) (x >> 15); + } + + /** + * @brief Clips Q31 to Q7 values. + */ + static __INLINE q7_t clip_q31_to_q7( + q31_t x) + { + return ((q31_t) (x >> 24) != ((q31_t) x >> 23)) ? + ((0x7F ^ ((q7_t) (x >> 31)))) : (q7_t) x; + } + + /** + * @brief Clips Q31 to Q15 values. + */ + static __INLINE q15_t clip_q31_to_q15( + q31_t x) + { + return ((q31_t) (x >> 16) != ((q31_t) x >> 15)) ? + ((0x7FFF ^ ((q15_t) (x >> 31)))) : (q15_t) x; + } + + /** + * @brief Multiplies 32 X 64 and returns 32 bit result in 2.30 format. + */ + + static __INLINE q63_t mult32x64( + q63_t x, + q31_t y) + { + return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) + + (((q63_t) (x >> 32) * y))); + } + +/* + #if defined (ARM_MATH_CM0_FAMILY) && defined ( __CC_ARM ) + #define __CLZ __clz + #endif + */ +/* note: function can be removed when all toolchain support __CLZ for Cortex-M0 */ +#if defined (ARM_MATH_CM0_FAMILY) && ((defined (__ICCARM__)) ) + static __INLINE uint32_t __CLZ( + q31_t data); + + static __INLINE uint32_t __CLZ( + q31_t data) + { + uint32_t count = 0; + uint32_t mask = 0x80000000; + + while((data & mask) == 0) + { + count += 1u; + mask = mask >> 1u; + } + + return (count); + } +#endif + + /** + * @brief Function to Calculates 1/in (reciprocal) value of Q31 Data type. + */ + + static __INLINE uint32_t arm_recip_q31( + q31_t in, + q31_t * dst, + q31_t * pRecipTable) + { + q31_t out; + uint32_t tempVal; + uint32_t index, i; + uint32_t signBits; + + if(in > 0) + { + signBits = ((uint32_t) (__CLZ( in) - 1)); + } + else + { + signBits = ((uint32_t) (__CLZ(-in) - 1)); + } + + /* Convert input sample to 1.31 format */ + in = (in << signBits); + + /* calculation of index for initial approximated Val */ + index = (uint32_t)(in >> 24); + index = (index & INDEX_MASK); + + /* 1.31 with exp 1 */ + out = pRecipTable[index]; + + /* calculation of reciprocal value */ + /* running approximation for two iterations */ + for (i = 0u; i < 2u; i++) + { + tempVal = (uint32_t) (((q63_t) in * out) >> 31); + tempVal = 0x7FFFFFFFu - tempVal; + /* 1.31 with exp 1 */ + /* out = (q31_t) (((q63_t) out * tempVal) >> 30); */ + out = clip_q63_to_q31(((q63_t) out * tempVal) >> 30); + } + + /* write output */ + *dst = out; + + /* return num of signbits of out = 1/in value */ + return (signBits + 1u); + } + + + /** + * @brief Function to Calculates 1/in (reciprocal) value of Q15 Data type. + */ + static __INLINE uint32_t arm_recip_q15( + q15_t in, + q15_t * dst, + q15_t * pRecipTable) + { + q15_t out = 0; + uint32_t tempVal = 0; + uint32_t index = 0, i = 0; + uint32_t signBits = 0; + + if(in > 0) + { + signBits = ((uint32_t)(__CLZ( in) - 17)); + } + else + { + signBits = ((uint32_t)(__CLZ(-in) - 17)); + } + + /* Convert input sample to 1.15 format */ + in = (in << signBits); + + /* calculation of index for initial approximated Val */ + index = (uint32_t)(in >> 8); + index = (index & INDEX_MASK); + + /* 1.15 with exp 1 */ + out = pRecipTable[index]; + + /* calculation of reciprocal value */ + /* running approximation for two iterations */ + for (i = 0u; i < 2u; i++) + { + tempVal = (uint32_t) (((q31_t) in * out) >> 15); + tempVal = 0x7FFFu - tempVal; + /* 1.15 with exp 1 */ + out = (q15_t) (((q31_t) out * tempVal) >> 14); + /* out = clip_q31_to_q15(((q31_t) out * tempVal) >> 14); */ + } + + /* write output */ + *dst = out; + + /* return num of signbits of out = 1/in value */ + return (signBits + 1); + } + + + /* + * @brief C custom defined intrinisic function for only M0 processors + */ +#if defined(ARM_MATH_CM0_FAMILY) + static __INLINE q31_t __SSAT( + q31_t x, + uint32_t y) + { + int32_t posMax, negMin; + uint32_t i; + + posMax = 1; + for (i = 0; i < (y - 1); i++) + { + posMax = posMax * 2; + } + + if(x > 0) + { + posMax = (posMax - 1); + + if(x > posMax) + { + x = posMax; + } + } + else + { + negMin = -posMax; + + if(x < negMin) + { + x = negMin; + } + } + return (x); + } +#endif /* end of ARM_MATH_CM0_FAMILY */ + + + /* + * @brief C custom defined intrinsic function for M3 and M0 processors + */ +#if defined (ARM_MATH_CM3) || defined (ARM_MATH_CM0_FAMILY) + + /* + * @brief C custom defined QADD8 for M3 and M0 processors + */ + static __INLINE uint32_t __QADD8( + uint32_t x, + uint32_t y) + { + q31_t r, s, t, u; + + r = __SSAT(((((q31_t)x << 24) >> 24) + (((q31_t)y << 24) >> 24)), 8) & (int32_t)0x000000FF; + s = __SSAT(((((q31_t)x << 16) >> 24) + (((q31_t)y << 16) >> 24)), 8) & (int32_t)0x000000FF; + t = __SSAT(((((q31_t)x << 8) >> 24) + (((q31_t)y << 8) >> 24)), 8) & (int32_t)0x000000FF; + u = __SSAT(((((q31_t)x ) >> 24) + (((q31_t)y ) >> 24)), 8) & (int32_t)0x000000FF; + + return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r ))); + } + + + /* + * @brief C custom defined QSUB8 for M3 and M0 processors + */ + static __INLINE uint32_t __QSUB8( + uint32_t x, + uint32_t y) + { + q31_t r, s, t, u; + + r = __SSAT(((((q31_t)x << 24) >> 24) - (((q31_t)y << 24) >> 24)), 8) & (int32_t)0x000000FF; + s = __SSAT(((((q31_t)x << 16) >> 24) - (((q31_t)y << 16) >> 24)), 8) & (int32_t)0x000000FF; + t = __SSAT(((((q31_t)x << 8) >> 24) - (((q31_t)y << 8) >> 24)), 8) & (int32_t)0x000000FF; + u = __SSAT(((((q31_t)x ) >> 24) - (((q31_t)y ) >> 24)), 8) & (int32_t)0x000000FF; + + return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r ))); + } + + + /* + * @brief C custom defined QADD16 for M3 and M0 processors + */ + static __INLINE uint32_t __QADD16( + uint32_t x, + uint32_t y) + { +/* q31_t r, s; without initialisation 'arm_offset_q15 test' fails but 'intrinsic' tests pass! for armCC */ + q31_t r = 0, s = 0; + + r = __SSAT(((((q31_t)x << 16) >> 16) + (((q31_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF; + s = __SSAT(((((q31_t)x ) >> 16) + (((q31_t)y ) >> 16)), 16) & (int32_t)0x0000FFFF; + + return ((uint32_t)((s << 16) | (r ))); + } + + + /* + * @brief C custom defined SHADD16 for M3 and M0 processors + */ + static __INLINE uint32_t __SHADD16( + uint32_t x, + uint32_t y) + { + q31_t r, s; + + r = (((((q31_t)x << 16) >> 16) + (((q31_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF; + s = (((((q31_t)x ) >> 16) + (((q31_t)y ) >> 16)) >> 1) & (int32_t)0x0000FFFF; + + return ((uint32_t)((s << 16) | (r ))); + } + + + /* + * @brief C custom defined QSUB16 for M3 and M0 processors + */ + static __INLINE uint32_t __QSUB16( + uint32_t x, + uint32_t y) + { + q31_t r, s; + + r = __SSAT(((((q31_t)x << 16) >> 16) - (((q31_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF; + s = __SSAT(((((q31_t)x ) >> 16) - (((q31_t)y ) >> 16)), 16) & (int32_t)0x0000FFFF; + + return ((uint32_t)((s << 16) | (r ))); + } + + + /* + * @brief C custom defined SHSUB16 for M3 and M0 processors + */ + static __INLINE uint32_t __SHSUB16( + uint32_t x, + uint32_t y) + { + q31_t r, s; + + r = (((((q31_t)x << 16) >> 16) - (((q31_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF; + s = (((((q31_t)x ) >> 16) - (((q31_t)y ) >> 16)) >> 1) & (int32_t)0x0000FFFF; + + return ((uint32_t)((s << 16) | (r ))); + } + + + /* + * @brief C custom defined QASX for M3 and M0 processors + */ + static __INLINE uint32_t __QASX( + uint32_t x, + uint32_t y) + { + q31_t r, s; + + r = __SSAT(((((q31_t)x << 16) >> 16) - (((q31_t)y ) >> 16)), 16) & (int32_t)0x0000FFFF; + s = __SSAT(((((q31_t)x ) >> 16) + (((q31_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF; + + return ((uint32_t)((s << 16) | (r ))); + } + + + /* + * @brief C custom defined SHASX for M3 and M0 processors + */ + static __INLINE uint32_t __SHASX( + uint32_t x, + uint32_t y) + { + q31_t r, s; + + r = (((((q31_t)x << 16) >> 16) - (((q31_t)y ) >> 16)) >> 1) & (int32_t)0x0000FFFF; + s = (((((q31_t)x ) >> 16) + (((q31_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF; + + return ((uint32_t)((s << 16) | (r ))); + } + + + /* + * @brief C custom defined QSAX for M3 and M0 processors + */ + static __INLINE uint32_t __QSAX( + uint32_t x, + uint32_t y) + { + q31_t r, s; + + r = __SSAT(((((q31_t)x << 16) >> 16) + (((q31_t)y ) >> 16)), 16) & (int32_t)0x0000FFFF; + s = __SSAT(((((q31_t)x ) >> 16) - (((q31_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF; + + return ((uint32_t)((s << 16) | (r ))); + } + + + /* + * @brief C custom defined SHSAX for M3 and M0 processors + */ + static __INLINE uint32_t __SHSAX( + uint32_t x, + uint32_t y) + { + q31_t r, s; + + r = (((((q31_t)x << 16) >> 16) + (((q31_t)y ) >> 16)) >> 1) & (int32_t)0x0000FFFF; + s = (((((q31_t)x ) >> 16) - (((q31_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF; + + return ((uint32_t)((s << 16) | (r ))); + } + + + /* + * @brief C custom defined SMUSDX for M3 and M0 processors + */ + static __INLINE uint32_t __SMUSDX( + uint32_t x, + uint32_t y) + { + return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y ) >> 16)) - + ((((q31_t)x ) >> 16) * (((q31_t)y << 16) >> 16)) )); + } + + /* + * @brief C custom defined SMUADX for M3 and M0 processors + */ + static __INLINE uint32_t __SMUADX( + uint32_t x, + uint32_t y) + { + return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y ) >> 16)) + + ((((q31_t)x ) >> 16) * (((q31_t)y << 16) >> 16)) )); + } + + + /* + * @brief C custom defined QADD for M3 and M0 processors + */ + static __INLINE int32_t __QADD( + int32_t x, + int32_t y) + { + return ((int32_t)(clip_q63_to_q31((q63_t)x + (q31_t)y))); + } + + + /* + * @brief C custom defined QSUB for M3 and M0 processors + */ + static __INLINE int32_t __QSUB( + int32_t x, + int32_t y) + { + return ((int32_t)(clip_q63_to_q31((q63_t)x - (q31_t)y))); + } + + + /* + * @brief C custom defined SMLAD for M3 and M0 processors + */ + static __INLINE uint32_t __SMLAD( + uint32_t x, + uint32_t y, + uint32_t sum) + { + return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y << 16) >> 16)) + + ((((q31_t)x ) >> 16) * (((q31_t)y ) >> 16)) + + ( ((q31_t)sum ) ) )); + } + + + /* + * @brief C custom defined SMLADX for M3 and M0 processors + */ + static __INLINE uint32_t __SMLADX( + uint32_t x, + uint32_t y, + uint32_t sum) + { + return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y ) >> 16)) + + ((((q31_t)x ) >> 16) * (((q31_t)y << 16) >> 16)) + + ( ((q31_t)sum ) ) )); + } + + + /* + * @brief C custom defined SMLSDX for M3 and M0 processors + */ + static __INLINE uint32_t __SMLSDX( + uint32_t x, + uint32_t y, + uint32_t sum) + { + return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y ) >> 16)) - + ((((q31_t)x ) >> 16) * (((q31_t)y << 16) >> 16)) + + ( ((q31_t)sum ) ) )); + } + + + /* + * @brief C custom defined SMLALD for M3 and M0 processors + */ + static __INLINE uint64_t __SMLALD( + uint32_t x, + uint32_t y, + uint64_t sum) + { +/* return (sum + ((q15_t) (x >> 16) * (q15_t) (y >> 16)) + ((q15_t) x * (q15_t) y)); */ + return ((uint64_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y << 16) >> 16)) + + ((((q31_t)x ) >> 16) * (((q31_t)y ) >> 16)) + + ( ((q63_t)sum ) ) )); + } + + + /* + * @brief C custom defined SMLALDX for M3 and M0 processors + */ + static __INLINE uint64_t __SMLALDX( + uint32_t x, + uint32_t y, + uint64_t sum) + { +/* return (sum + ((q15_t) (x >> 16) * (q15_t) y)) + ((q15_t) x * (q15_t) (y >> 16)); */ + return ((uint64_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y ) >> 16)) + + ((((q31_t)x ) >> 16) * (((q31_t)y << 16) >> 16)) + + ( ((q63_t)sum ) ) )); + } + + + /* + * @brief C custom defined SMUAD for M3 and M0 processors + */ + static __INLINE uint32_t __SMUAD( + uint32_t x, + uint32_t y) + { + return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y << 16) >> 16)) + + ((((q31_t)x ) >> 16) * (((q31_t)y ) >> 16)) )); + } + + + /* + * @brief C custom defined SMUSD for M3 and M0 processors + */ + static __INLINE uint32_t __SMUSD( + uint32_t x, + uint32_t y) + { + return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y << 16) >> 16)) - + ((((q31_t)x ) >> 16) * (((q31_t)y ) >> 16)) )); + } + + + /* + * @brief C custom defined SXTB16 for M3 and M0 processors + */ + static __INLINE uint32_t __SXTB16( + uint32_t x) + { + return ((uint32_t)(((((q31_t)x << 24) >> 24) & (q31_t)0x0000FFFF) | + ((((q31_t)x << 8) >> 8) & (q31_t)0xFFFF0000) )); + } + +#endif /* defined (ARM_MATH_CM3) || defined (ARM_MATH_CM0_FAMILY) */ + + + /** + * @brief Instance structure for the Q7 FIR filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of filter coefficients in the filter. */ + q7_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + q7_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + } arm_fir_instance_q7; + + /** + * @brief Instance structure for the Q15 FIR filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of filter coefficients in the filter. */ + q15_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + } arm_fir_instance_q15; + + /** + * @brief Instance structure for the Q31 FIR filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of filter coefficients in the filter. */ + q31_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + } arm_fir_instance_q31; + + /** + * @brief Instance structure for the floating-point FIR filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of filter coefficients in the filter. */ + float32_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + } arm_fir_instance_f32; + + + /** + * @brief Processing function for the Q7 FIR filter. + * @param[in] S points to an instance of the Q7 FIR filter structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_fir_q7( + const arm_fir_instance_q7 * S, + q7_t * pSrc, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q7 FIR filter. + * @param[in,out] S points to an instance of the Q7 FIR structure. + * @param[in] numTaps Number of filter coefficients in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of samples that are processed. + */ + void arm_fir_init_q7( + arm_fir_instance_q7 * S, + uint16_t numTaps, + q7_t * pCoeffs, + q7_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q15 FIR filter. + * @param[in] S points to an instance of the Q15 FIR structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_fir_q15( + const arm_fir_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Processing function for the fast Q15 FIR filter for Cortex-M3 and Cortex-M4. + * @param[in] S points to an instance of the Q15 FIR filter structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_fir_fast_q15( + const arm_fir_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q15 FIR filter. + * @param[in,out] S points to an instance of the Q15 FIR filter structure. + * @param[in] numTaps Number of filter coefficients in the filter. Must be even and greater than or equal to 4. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of samples that are processed at a time. + * @return The function returns ARM_MATH_SUCCESS if initialization was successful or ARM_MATH_ARGUMENT_ERROR if + * numTaps is not a supported value. + */ + arm_status arm_fir_init_q15( + arm_fir_instance_q15 * S, + uint16_t numTaps, + q15_t * pCoeffs, + q15_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q31 FIR filter. + * @param[in] S points to an instance of the Q31 FIR filter structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_fir_q31( + const arm_fir_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Processing function for the fast Q31 FIR filter for Cortex-M3 and Cortex-M4. + * @param[in] S points to an instance of the Q31 FIR structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_fir_fast_q31( + const arm_fir_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q31 FIR filter. + * @param[in,out] S points to an instance of the Q31 FIR structure. + * @param[in] numTaps Number of filter coefficients in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of samples that are processed at a time. + */ + void arm_fir_init_q31( + arm_fir_instance_q31 * S, + uint16_t numTaps, + q31_t * pCoeffs, + q31_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the floating-point FIR filter. + * @param[in] S points to an instance of the floating-point FIR structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_fir_f32( + const arm_fir_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the floating-point FIR filter. + * @param[in,out] S points to an instance of the floating-point FIR filter structure. + * @param[in] numTaps Number of filter coefficients in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of samples that are processed at a time. + */ + void arm_fir_init_f32( + arm_fir_instance_f32 * S, + uint16_t numTaps, + float32_t * pCoeffs, + float32_t * pState, + uint32_t blockSize); + + + /** + * @brief Instance structure for the Q15 Biquad cascade filter. + */ + typedef struct + { + int8_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ + q15_t *pState; /**< Points to the array of state coefficients. The array is of length 4*numStages. */ + q15_t *pCoeffs; /**< Points to the array of coefficients. The array is of length 5*numStages. */ + int8_t postShift; /**< Additional shift, in bits, applied to each output sample. */ + } arm_biquad_casd_df1_inst_q15; + + /** + * @brief Instance structure for the Q31 Biquad cascade filter. + */ + typedef struct + { + uint32_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ + q31_t *pState; /**< Points to the array of state coefficients. The array is of length 4*numStages. */ + q31_t *pCoeffs; /**< Points to the array of coefficients. The array is of length 5*numStages. */ + uint8_t postShift; /**< Additional shift, in bits, applied to each output sample. */ + } arm_biquad_casd_df1_inst_q31; + + /** + * @brief Instance structure for the floating-point Biquad cascade filter. + */ + typedef struct + { + uint32_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ + float32_t *pState; /**< Points to the array of state coefficients. The array is of length 4*numStages. */ + float32_t *pCoeffs; /**< Points to the array of coefficients. The array is of length 5*numStages. */ + } arm_biquad_casd_df1_inst_f32; + + + /** + * @brief Processing function for the Q15 Biquad cascade filter. + * @param[in] S points to an instance of the Q15 Biquad cascade structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_biquad_cascade_df1_q15( + const arm_biquad_casd_df1_inst_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q15 Biquad cascade filter. + * @param[in,out] S points to an instance of the Q15 Biquad cascade structure. + * @param[in] numStages number of 2nd order stages in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] postShift Shift to be applied to the output. Varies according to the coefficients format + */ + void arm_biquad_cascade_df1_init_q15( + arm_biquad_casd_df1_inst_q15 * S, + uint8_t numStages, + q15_t * pCoeffs, + q15_t * pState, + int8_t postShift); + + + /** + * @brief Fast but less precise processing function for the Q15 Biquad cascade filter for Cortex-M3 and Cortex-M4. + * @param[in] S points to an instance of the Q15 Biquad cascade structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_biquad_cascade_df1_fast_q15( + const arm_biquad_casd_df1_inst_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q31 Biquad cascade filter + * @param[in] S points to an instance of the Q31 Biquad cascade structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_biquad_cascade_df1_q31( + const arm_biquad_casd_df1_inst_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Fast but less precise processing function for the Q31 Biquad cascade filter for Cortex-M3 and Cortex-M4. + * @param[in] S points to an instance of the Q31 Biquad cascade structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_biquad_cascade_df1_fast_q31( + const arm_biquad_casd_df1_inst_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q31 Biquad cascade filter. + * @param[in,out] S points to an instance of the Q31 Biquad cascade structure. + * @param[in] numStages number of 2nd order stages in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] postShift Shift to be applied to the output. Varies according to the coefficients format + */ + void arm_biquad_cascade_df1_init_q31( + arm_biquad_casd_df1_inst_q31 * S, + uint8_t numStages, + q31_t * pCoeffs, + q31_t * pState, + int8_t postShift); + + + /** + * @brief Processing function for the floating-point Biquad cascade filter. + * @param[in] S points to an instance of the floating-point Biquad cascade structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_biquad_cascade_df1_f32( + const arm_biquad_casd_df1_inst_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the floating-point Biquad cascade filter. + * @param[in,out] S points to an instance of the floating-point Biquad cascade structure. + * @param[in] numStages number of 2nd order stages in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + */ + void arm_biquad_cascade_df1_init_f32( + arm_biquad_casd_df1_inst_f32 * S, + uint8_t numStages, + float32_t * pCoeffs, + float32_t * pState); + + + /** + * @brief Instance structure for the floating-point matrix structure. + */ + typedef struct + { + uint16_t numRows; /**< number of rows of the matrix. */ + uint16_t numCols; /**< number of columns of the matrix. */ + float32_t *pData; /**< points to the data of the matrix. */ + } arm_matrix_instance_f32; + + + /** + * @brief Instance structure for the floating-point matrix structure. + */ + typedef struct + { + uint16_t numRows; /**< number of rows of the matrix. */ + uint16_t numCols; /**< number of columns of the matrix. */ + float64_t *pData; /**< points to the data of the matrix. */ + } arm_matrix_instance_f64; + + /** + * @brief Instance structure for the Q15 matrix structure. + */ + typedef struct + { + uint16_t numRows; /**< number of rows of the matrix. */ + uint16_t numCols; /**< number of columns of the matrix. */ + q15_t *pData; /**< points to the data of the matrix. */ + } arm_matrix_instance_q15; + + /** + * @brief Instance structure for the Q31 matrix structure. + */ + typedef struct + { + uint16_t numRows; /**< number of rows of the matrix. */ + uint16_t numCols; /**< number of columns of the matrix. */ + q31_t *pData; /**< points to the data of the matrix. */ + } arm_matrix_instance_q31; + + + /** + * @brief Floating-point matrix addition. + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_add_f32( + const arm_matrix_instance_f32 * pSrcA, + const arm_matrix_instance_f32 * pSrcB, + arm_matrix_instance_f32 * pDst); + + + /** + * @brief Q15 matrix addition. + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_add_q15( + const arm_matrix_instance_q15 * pSrcA, + const arm_matrix_instance_q15 * pSrcB, + arm_matrix_instance_q15 * pDst); + + + /** + * @brief Q31 matrix addition. + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_add_q31( + const arm_matrix_instance_q31 * pSrcA, + const arm_matrix_instance_q31 * pSrcB, + arm_matrix_instance_q31 * pDst); + + + /** + * @brief Floating-point, complex, matrix multiplication. + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_cmplx_mult_f32( + const arm_matrix_instance_f32 * pSrcA, + const arm_matrix_instance_f32 * pSrcB, + arm_matrix_instance_f32 * pDst); + + + /** + * @brief Q15, complex, matrix multiplication. + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_cmplx_mult_q15( + const arm_matrix_instance_q15 * pSrcA, + const arm_matrix_instance_q15 * pSrcB, + arm_matrix_instance_q15 * pDst, + q15_t * pScratch); + + + /** + * @brief Q31, complex, matrix multiplication. + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_cmplx_mult_q31( + const arm_matrix_instance_q31 * pSrcA, + const arm_matrix_instance_q31 * pSrcB, + arm_matrix_instance_q31 * pDst); + + + /** + * @brief Floating-point matrix transpose. + * @param[in] pSrc points to the input matrix + * @param[out] pDst points to the output matrix + * @return The function returns either ARM_MATH_SIZE_MISMATCH + * or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_trans_f32( + const arm_matrix_instance_f32 * pSrc, + arm_matrix_instance_f32 * pDst); + + + /** + * @brief Q15 matrix transpose. + * @param[in] pSrc points to the input matrix + * @param[out] pDst points to the output matrix + * @return The function returns either ARM_MATH_SIZE_MISMATCH + * or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_trans_q15( + const arm_matrix_instance_q15 * pSrc, + arm_matrix_instance_q15 * pDst); + + + /** + * @brief Q31 matrix transpose. + * @param[in] pSrc points to the input matrix + * @param[out] pDst points to the output matrix + * @return The function returns either ARM_MATH_SIZE_MISMATCH + * or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_trans_q31( + const arm_matrix_instance_q31 * pSrc, + arm_matrix_instance_q31 * pDst); + + + /** + * @brief Floating-point matrix multiplication + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_mult_f32( + const arm_matrix_instance_f32 * pSrcA, + const arm_matrix_instance_f32 * pSrcB, + arm_matrix_instance_f32 * pDst); + + + /** + * @brief Q15 matrix multiplication + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @param[in] pState points to the array for storing intermediate results + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_mult_q15( + const arm_matrix_instance_q15 * pSrcA, + const arm_matrix_instance_q15 * pSrcB, + arm_matrix_instance_q15 * pDst, + q15_t * pState); + + + /** + * @brief Q15 matrix multiplication (fast variant) for Cortex-M3 and Cortex-M4 + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @param[in] pState points to the array for storing intermediate results + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_mult_fast_q15( + const arm_matrix_instance_q15 * pSrcA, + const arm_matrix_instance_q15 * pSrcB, + arm_matrix_instance_q15 * pDst, + q15_t * pState); + + + /** + * @brief Q31 matrix multiplication + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_mult_q31( + const arm_matrix_instance_q31 * pSrcA, + const arm_matrix_instance_q31 * pSrcB, + arm_matrix_instance_q31 * pDst); + + + /** + * @brief Q31 matrix multiplication (fast variant) for Cortex-M3 and Cortex-M4 + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_mult_fast_q31( + const arm_matrix_instance_q31 * pSrcA, + const arm_matrix_instance_q31 * pSrcB, + arm_matrix_instance_q31 * pDst); + + + /** + * @brief Floating-point matrix subtraction + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_sub_f32( + const arm_matrix_instance_f32 * pSrcA, + const arm_matrix_instance_f32 * pSrcB, + arm_matrix_instance_f32 * pDst); + + + /** + * @brief Q15 matrix subtraction + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_sub_q15( + const arm_matrix_instance_q15 * pSrcA, + const arm_matrix_instance_q15 * pSrcB, + arm_matrix_instance_q15 * pDst); + + + /** + * @brief Q31 matrix subtraction + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_sub_q31( + const arm_matrix_instance_q31 * pSrcA, + const arm_matrix_instance_q31 * pSrcB, + arm_matrix_instance_q31 * pDst); + + + /** + * @brief Floating-point matrix scaling. + * @param[in] pSrc points to the input matrix + * @param[in] scale scale factor + * @param[out] pDst points to the output matrix + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_scale_f32( + const arm_matrix_instance_f32 * pSrc, + float32_t scale, + arm_matrix_instance_f32 * pDst); + + + /** + * @brief Q15 matrix scaling. + * @param[in] pSrc points to input matrix + * @param[in] scaleFract fractional portion of the scale factor + * @param[in] shift number of bits to shift the result by + * @param[out] pDst points to output matrix + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_scale_q15( + const arm_matrix_instance_q15 * pSrc, + q15_t scaleFract, + int32_t shift, + arm_matrix_instance_q15 * pDst); + + + /** + * @brief Q31 matrix scaling. + * @param[in] pSrc points to input matrix + * @param[in] scaleFract fractional portion of the scale factor + * @param[in] shift number of bits to shift the result by + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_scale_q31( + const arm_matrix_instance_q31 * pSrc, + q31_t scaleFract, + int32_t shift, + arm_matrix_instance_q31 * pDst); + + + /** + * @brief Q31 matrix initialization. + * @param[in,out] S points to an instance of the floating-point matrix structure. + * @param[in] nRows number of rows in the matrix. + * @param[in] nColumns number of columns in the matrix. + * @param[in] pData points to the matrix data array. + */ + void arm_mat_init_q31( + arm_matrix_instance_q31 * S, + uint16_t nRows, + uint16_t nColumns, + q31_t * pData); + + + /** + * @brief Q15 matrix initialization. + * @param[in,out] S points to an instance of the floating-point matrix structure. + * @param[in] nRows number of rows in the matrix. + * @param[in] nColumns number of columns in the matrix. + * @param[in] pData points to the matrix data array. + */ + void arm_mat_init_q15( + arm_matrix_instance_q15 * S, + uint16_t nRows, + uint16_t nColumns, + q15_t * pData); + + + /** + * @brief Floating-point matrix initialization. + * @param[in,out] S points to an instance of the floating-point matrix structure. + * @param[in] nRows number of rows in the matrix. + * @param[in] nColumns number of columns in the matrix. + * @param[in] pData points to the matrix data array. + */ + void arm_mat_init_f32( + arm_matrix_instance_f32 * S, + uint16_t nRows, + uint16_t nColumns, + float32_t * pData); + + + + /** + * @brief Instance structure for the Q15 PID Control. + */ + typedef struct + { + q15_t A0; /**< The derived gain, A0 = Kp + Ki + Kd . */ +#ifdef ARM_MATH_CM0_FAMILY + q15_t A1; + q15_t A2; +#else + q31_t A1; /**< The derived gain A1 = -Kp - 2Kd | Kd.*/ +#endif + q15_t state[3]; /**< The state array of length 3. */ + q15_t Kp; /**< The proportional gain. */ + q15_t Ki; /**< The integral gain. */ + q15_t Kd; /**< The derivative gain. */ + } arm_pid_instance_q15; + + /** + * @brief Instance structure for the Q31 PID Control. + */ + typedef struct + { + q31_t A0; /**< The derived gain, A0 = Kp + Ki + Kd . */ + q31_t A1; /**< The derived gain, A1 = -Kp - 2Kd. */ + q31_t A2; /**< The derived gain, A2 = Kd . */ + q31_t state[3]; /**< The state array of length 3. */ + q31_t Kp; /**< The proportional gain. */ + q31_t Ki; /**< The integral gain. */ + q31_t Kd; /**< The derivative gain. */ + } arm_pid_instance_q31; + + /** + * @brief Instance structure for the floating-point PID Control. + */ + typedef struct + { + float32_t A0; /**< The derived gain, A0 = Kp + Ki + Kd . */ + float32_t A1; /**< The derived gain, A1 = -Kp - 2Kd. */ + float32_t A2; /**< The derived gain, A2 = Kd . */ + float32_t state[3]; /**< The state array of length 3. */ + float32_t Kp; /**< The proportional gain. */ + float32_t Ki; /**< The integral gain. */ + float32_t Kd; /**< The derivative gain. */ + } arm_pid_instance_f32; + + + + /** + * @brief Initialization function for the floating-point PID Control. + * @param[in,out] S points to an instance of the PID structure. + * @param[in] resetStateFlag flag to reset the state. 0 = no change in state 1 = reset the state. + */ + void arm_pid_init_f32( + arm_pid_instance_f32 * S, + int32_t resetStateFlag); + + + /** + * @brief Reset function for the floating-point PID Control. + * @param[in,out] S is an instance of the floating-point PID Control structure + */ + void arm_pid_reset_f32( + arm_pid_instance_f32 * S); + + + /** + * @brief Initialization function for the Q31 PID Control. + * @param[in,out] S points to an instance of the Q15 PID structure. + * @param[in] resetStateFlag flag to reset the state. 0 = no change in state 1 = reset the state. + */ + void arm_pid_init_q31( + arm_pid_instance_q31 * S, + int32_t resetStateFlag); + + + /** + * @brief Reset function for the Q31 PID Control. + * @param[in,out] S points to an instance of the Q31 PID Control structure + */ + + void arm_pid_reset_q31( + arm_pid_instance_q31 * S); + + + /** + * @brief Initialization function for the Q15 PID Control. + * @param[in,out] S points to an instance of the Q15 PID structure. + * @param[in] resetStateFlag flag to reset the state. 0 = no change in state 1 = reset the state. + */ + void arm_pid_init_q15( + arm_pid_instance_q15 * S, + int32_t resetStateFlag); + + + /** + * @brief Reset function for the Q15 PID Control. + * @param[in,out] S points to an instance of the q15 PID Control structure + */ + void arm_pid_reset_q15( + arm_pid_instance_q15 * S); + + + /** + * @brief Instance structure for the floating-point Linear Interpolate function. + */ + typedef struct + { + uint32_t nValues; /**< nValues */ + float32_t x1; /**< x1 */ + float32_t xSpacing; /**< xSpacing */ + float32_t *pYData; /**< pointer to the table of Y values */ + } arm_linear_interp_instance_f32; + + /** + * @brief Instance structure for the floating-point bilinear interpolation function. + */ + typedef struct + { + uint16_t numRows; /**< number of rows in the data table. */ + uint16_t numCols; /**< number of columns in the data table. */ + float32_t *pData; /**< points to the data table. */ + } arm_bilinear_interp_instance_f32; + + /** + * @brief Instance structure for the Q31 bilinear interpolation function. + */ + typedef struct + { + uint16_t numRows; /**< number of rows in the data table. */ + uint16_t numCols; /**< number of columns in the data table. */ + q31_t *pData; /**< points to the data table. */ + } arm_bilinear_interp_instance_q31; + + /** + * @brief Instance structure for the Q15 bilinear interpolation function. + */ + typedef struct + { + uint16_t numRows; /**< number of rows in the data table. */ + uint16_t numCols; /**< number of columns in the data table. */ + q15_t *pData; /**< points to the data table. */ + } arm_bilinear_interp_instance_q15; + + /** + * @brief Instance structure for the Q15 bilinear interpolation function. + */ + typedef struct + { + uint16_t numRows; /**< number of rows in the data table. */ + uint16_t numCols; /**< number of columns in the data table. */ + q7_t *pData; /**< points to the data table. */ + } arm_bilinear_interp_instance_q7; + + + /** + * @brief Q7 vector multiplication. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_mult_q7( + q7_t * pSrcA, + q7_t * pSrcB, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q15 vector multiplication. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_mult_q15( + q15_t * pSrcA, + q15_t * pSrcB, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q31 vector multiplication. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_mult_q31( + q31_t * pSrcA, + q31_t * pSrcB, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Floating-point vector multiplication. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_mult_f32( + float32_t * pSrcA, + float32_t * pSrcB, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Instance structure for the Q15 CFFT/CIFFT function. + */ + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ + uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ + q15_t *pTwiddle; /**< points to the Sin twiddle factor table. */ + uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ + } arm_cfft_radix2_instance_q15; + +/* Deprecated */ + arm_status arm_cfft_radix2_init_q15( + arm_cfft_radix2_instance_q15 * S, + uint16_t fftLen, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + +/* Deprecated */ + void arm_cfft_radix2_q15( + const arm_cfft_radix2_instance_q15 * S, + q15_t * pSrc); + + + /** + * @brief Instance structure for the Q15 CFFT/CIFFT function. + */ + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ + uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ + q15_t *pTwiddle; /**< points to the twiddle factor table. */ + uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ + } arm_cfft_radix4_instance_q15; + +/* Deprecated */ + arm_status arm_cfft_radix4_init_q15( + arm_cfft_radix4_instance_q15 * S, + uint16_t fftLen, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + +/* Deprecated */ + void arm_cfft_radix4_q15( + const arm_cfft_radix4_instance_q15 * S, + q15_t * pSrc); + + /** + * @brief Instance structure for the Radix-2 Q31 CFFT/CIFFT function. + */ + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ + uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ + q31_t *pTwiddle; /**< points to the Twiddle factor table. */ + uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ + } arm_cfft_radix2_instance_q31; + +/* Deprecated */ + arm_status arm_cfft_radix2_init_q31( + arm_cfft_radix2_instance_q31 * S, + uint16_t fftLen, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + +/* Deprecated */ + void arm_cfft_radix2_q31( + const arm_cfft_radix2_instance_q31 * S, + q31_t * pSrc); + + /** + * @brief Instance structure for the Q31 CFFT/CIFFT function. + */ + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ + uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ + q31_t *pTwiddle; /**< points to the twiddle factor table. */ + uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ + } arm_cfft_radix4_instance_q31; + +/* Deprecated */ + void arm_cfft_radix4_q31( + const arm_cfft_radix4_instance_q31 * S, + q31_t * pSrc); + +/* Deprecated */ + arm_status arm_cfft_radix4_init_q31( + arm_cfft_radix4_instance_q31 * S, + uint16_t fftLen, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + + /** + * @brief Instance structure for the floating-point CFFT/CIFFT function. + */ + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ + uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ + float32_t *pTwiddle; /**< points to the Twiddle factor table. */ + uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ + float32_t onebyfftLen; /**< value of 1/fftLen. */ + } arm_cfft_radix2_instance_f32; + +/* Deprecated */ + arm_status arm_cfft_radix2_init_f32( + arm_cfft_radix2_instance_f32 * S, + uint16_t fftLen, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + +/* Deprecated */ + void arm_cfft_radix2_f32( + const arm_cfft_radix2_instance_f32 * S, + float32_t * pSrc); + + /** + * @brief Instance structure for the floating-point CFFT/CIFFT function. + */ + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ + uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ + float32_t *pTwiddle; /**< points to the Twiddle factor table. */ + uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ + float32_t onebyfftLen; /**< value of 1/fftLen. */ + } arm_cfft_radix4_instance_f32; + +/* Deprecated */ + arm_status arm_cfft_radix4_init_f32( + arm_cfft_radix4_instance_f32 * S, + uint16_t fftLen, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + +/* Deprecated */ + void arm_cfft_radix4_f32( + const arm_cfft_radix4_instance_f32 * S, + float32_t * pSrc); + + /** + * @brief Instance structure for the fixed-point CFFT/CIFFT function. + */ + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + const q15_t *pTwiddle; /**< points to the Twiddle factor table. */ + const uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t bitRevLength; /**< bit reversal table length. */ + } arm_cfft_instance_q15; + +void arm_cfft_q15( + const arm_cfft_instance_q15 * S, + q15_t * p1, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + + /** + * @brief Instance structure for the fixed-point CFFT/CIFFT function. + */ + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + const q31_t *pTwiddle; /**< points to the Twiddle factor table. */ + const uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t bitRevLength; /**< bit reversal table length. */ + } arm_cfft_instance_q31; + +void arm_cfft_q31( + const arm_cfft_instance_q31 * S, + q31_t * p1, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + + /** + * @brief Instance structure for the floating-point CFFT/CIFFT function. + */ + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + const float32_t *pTwiddle; /**< points to the Twiddle factor table. */ + const uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t bitRevLength; /**< bit reversal table length. */ + } arm_cfft_instance_f32; + + void arm_cfft_f32( + const arm_cfft_instance_f32 * S, + float32_t * p1, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + + /** + * @brief Instance structure for the Q15 RFFT/RIFFT function. + */ + typedef struct + { + uint32_t fftLenReal; /**< length of the real FFT. */ + uint8_t ifftFlagR; /**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. */ + uint8_t bitReverseFlagR; /**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. */ + uint32_t twidCoefRModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + q15_t *pTwiddleAReal; /**< points to the real twiddle factor table. */ + q15_t *pTwiddleBReal; /**< points to the imag twiddle factor table. */ + const arm_cfft_instance_q15 *pCfft; /**< points to the complex FFT instance. */ + } arm_rfft_instance_q15; + + arm_status arm_rfft_init_q15( + arm_rfft_instance_q15 * S, + uint32_t fftLenReal, + uint32_t ifftFlagR, + uint32_t bitReverseFlag); + + void arm_rfft_q15( + const arm_rfft_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst); + + /** + * @brief Instance structure for the Q31 RFFT/RIFFT function. + */ + typedef struct + { + uint32_t fftLenReal; /**< length of the real FFT. */ + uint8_t ifftFlagR; /**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. */ + uint8_t bitReverseFlagR; /**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. */ + uint32_t twidCoefRModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + q31_t *pTwiddleAReal; /**< points to the real twiddle factor table. */ + q31_t *pTwiddleBReal; /**< points to the imag twiddle factor table. */ + const arm_cfft_instance_q31 *pCfft; /**< points to the complex FFT instance. */ + } arm_rfft_instance_q31; + + arm_status arm_rfft_init_q31( + arm_rfft_instance_q31 * S, + uint32_t fftLenReal, + uint32_t ifftFlagR, + uint32_t bitReverseFlag); + + void arm_rfft_q31( + const arm_rfft_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst); + + /** + * @brief Instance structure for the floating-point RFFT/RIFFT function. + */ + typedef struct + { + uint32_t fftLenReal; /**< length of the real FFT. */ + uint16_t fftLenBy2; /**< length of the complex FFT. */ + uint8_t ifftFlagR; /**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. */ + uint8_t bitReverseFlagR; /**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. */ + uint32_t twidCoefRModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + float32_t *pTwiddleAReal; /**< points to the real twiddle factor table. */ + float32_t *pTwiddleBReal; /**< points to the imag twiddle factor table. */ + arm_cfft_radix4_instance_f32 *pCfft; /**< points to the complex FFT instance. */ + } arm_rfft_instance_f32; + + arm_status arm_rfft_init_f32( + arm_rfft_instance_f32 * S, + arm_cfft_radix4_instance_f32 * S_CFFT, + uint32_t fftLenReal, + uint32_t ifftFlagR, + uint32_t bitReverseFlag); + + void arm_rfft_f32( + const arm_rfft_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst); + + /** + * @brief Instance structure for the floating-point RFFT/RIFFT function. + */ +typedef struct + { + arm_cfft_instance_f32 Sint; /**< Internal CFFT structure. */ + uint16_t fftLenRFFT; /**< length of the real sequence */ + float32_t * pTwiddleRFFT; /**< Twiddle factors real stage */ + } arm_rfft_fast_instance_f32 ; + +arm_status arm_rfft_fast_init_f32 ( + arm_rfft_fast_instance_f32 * S, + uint16_t fftLen); + +void arm_rfft_fast_f32( + arm_rfft_fast_instance_f32 * S, + float32_t * p, float32_t * pOut, + uint8_t ifftFlag); + + /** + * @brief Instance structure for the floating-point DCT4/IDCT4 function. + */ + typedef struct + { + uint16_t N; /**< length of the DCT4. */ + uint16_t Nby2; /**< half of the length of the DCT4. */ + float32_t normalize; /**< normalizing factor. */ + float32_t *pTwiddle; /**< points to the twiddle factor table. */ + float32_t *pCosFactor; /**< points to the cosFactor table. */ + arm_rfft_instance_f32 *pRfft; /**< points to the real FFT instance. */ + arm_cfft_radix4_instance_f32 *pCfft; /**< points to the complex FFT instance. */ + } arm_dct4_instance_f32; + + + /** + * @brief Initialization function for the floating-point DCT4/IDCT4. + * @param[in,out] S points to an instance of floating-point DCT4/IDCT4 structure. + * @param[in] S_RFFT points to an instance of floating-point RFFT/RIFFT structure. + * @param[in] S_CFFT points to an instance of floating-point CFFT/CIFFT structure. + * @param[in] N length of the DCT4. + * @param[in] Nby2 half of the length of the DCT4. + * @param[in] normalize normalizing factor. + * @return arm_status function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if fftLenReal is not a supported transform length. + */ + arm_status arm_dct4_init_f32( + arm_dct4_instance_f32 * S, + arm_rfft_instance_f32 * S_RFFT, + arm_cfft_radix4_instance_f32 * S_CFFT, + uint16_t N, + uint16_t Nby2, + float32_t normalize); + + + /** + * @brief Processing function for the floating-point DCT4/IDCT4. + * @param[in] S points to an instance of the floating-point DCT4/IDCT4 structure. + * @param[in] pState points to state buffer. + * @param[in,out] pInlineBuffer points to the in-place input and output buffer. + */ + void arm_dct4_f32( + const arm_dct4_instance_f32 * S, + float32_t * pState, + float32_t * pInlineBuffer); + + + /** + * @brief Instance structure for the Q31 DCT4/IDCT4 function. + */ + typedef struct + { + uint16_t N; /**< length of the DCT4. */ + uint16_t Nby2; /**< half of the length of the DCT4. */ + q31_t normalize; /**< normalizing factor. */ + q31_t *pTwiddle; /**< points to the twiddle factor table. */ + q31_t *pCosFactor; /**< points to the cosFactor table. */ + arm_rfft_instance_q31 *pRfft; /**< points to the real FFT instance. */ + arm_cfft_radix4_instance_q31 *pCfft; /**< points to the complex FFT instance. */ + } arm_dct4_instance_q31; + + + /** + * @brief Initialization function for the Q31 DCT4/IDCT4. + * @param[in,out] S points to an instance of Q31 DCT4/IDCT4 structure. + * @param[in] S_RFFT points to an instance of Q31 RFFT/RIFFT structure + * @param[in] S_CFFT points to an instance of Q31 CFFT/CIFFT structure + * @param[in] N length of the DCT4. + * @param[in] Nby2 half of the length of the DCT4. + * @param[in] normalize normalizing factor. + * @return arm_status function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if N is not a supported transform length. + */ + arm_status arm_dct4_init_q31( + arm_dct4_instance_q31 * S, + arm_rfft_instance_q31 * S_RFFT, + arm_cfft_radix4_instance_q31 * S_CFFT, + uint16_t N, + uint16_t Nby2, + q31_t normalize); + + + /** + * @brief Processing function for the Q31 DCT4/IDCT4. + * @param[in] S points to an instance of the Q31 DCT4 structure. + * @param[in] pState points to state buffer. + * @param[in,out] pInlineBuffer points to the in-place input and output buffer. + */ + void arm_dct4_q31( + const arm_dct4_instance_q31 * S, + q31_t * pState, + q31_t * pInlineBuffer); + + + /** + * @brief Instance structure for the Q15 DCT4/IDCT4 function. + */ + typedef struct + { + uint16_t N; /**< length of the DCT4. */ + uint16_t Nby2; /**< half of the length of the DCT4. */ + q15_t normalize; /**< normalizing factor. */ + q15_t *pTwiddle; /**< points to the twiddle factor table. */ + q15_t *pCosFactor; /**< points to the cosFactor table. */ + arm_rfft_instance_q15 *pRfft; /**< points to the real FFT instance. */ + arm_cfft_radix4_instance_q15 *pCfft; /**< points to the complex FFT instance. */ + } arm_dct4_instance_q15; + + + /** + * @brief Initialization function for the Q15 DCT4/IDCT4. + * @param[in,out] S points to an instance of Q15 DCT4/IDCT4 structure. + * @param[in] S_RFFT points to an instance of Q15 RFFT/RIFFT structure. + * @param[in] S_CFFT points to an instance of Q15 CFFT/CIFFT structure. + * @param[in] N length of the DCT4. + * @param[in] Nby2 half of the length of the DCT4. + * @param[in] normalize normalizing factor. + * @return arm_status function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if N is not a supported transform length. + */ + arm_status arm_dct4_init_q15( + arm_dct4_instance_q15 * S, + arm_rfft_instance_q15 * S_RFFT, + arm_cfft_radix4_instance_q15 * S_CFFT, + uint16_t N, + uint16_t Nby2, + q15_t normalize); + + + /** + * @brief Processing function for the Q15 DCT4/IDCT4. + * @param[in] S points to an instance of the Q15 DCT4 structure. + * @param[in] pState points to state buffer. + * @param[in,out] pInlineBuffer points to the in-place input and output buffer. + */ + void arm_dct4_q15( + const arm_dct4_instance_q15 * S, + q15_t * pState, + q15_t * pInlineBuffer); + + + /** + * @brief Floating-point vector addition. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_add_f32( + float32_t * pSrcA, + float32_t * pSrcB, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q7 vector addition. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_add_q7( + q7_t * pSrcA, + q7_t * pSrcB, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q15 vector addition. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_add_q15( + q15_t * pSrcA, + q15_t * pSrcB, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q31 vector addition. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_add_q31( + q31_t * pSrcA, + q31_t * pSrcB, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Floating-point vector subtraction. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_sub_f32( + float32_t * pSrcA, + float32_t * pSrcB, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q7 vector subtraction. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_sub_q7( + q7_t * pSrcA, + q7_t * pSrcB, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q15 vector subtraction. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_sub_q15( + q15_t * pSrcA, + q15_t * pSrcB, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q31 vector subtraction. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_sub_q31( + q31_t * pSrcA, + q31_t * pSrcB, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Multiplies a floating-point vector by a scalar. + * @param[in] pSrc points to the input vector + * @param[in] scale scale factor to be applied + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_scale_f32( + float32_t * pSrc, + float32_t scale, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Multiplies a Q7 vector by a scalar. + * @param[in] pSrc points to the input vector + * @param[in] scaleFract fractional portion of the scale value + * @param[in] shift number of bits to shift the result by + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_scale_q7( + q7_t * pSrc, + q7_t scaleFract, + int8_t shift, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Multiplies a Q15 vector by a scalar. + * @param[in] pSrc points to the input vector + * @param[in] scaleFract fractional portion of the scale value + * @param[in] shift number of bits to shift the result by + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_scale_q15( + q15_t * pSrc, + q15_t scaleFract, + int8_t shift, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Multiplies a Q31 vector by a scalar. + * @param[in] pSrc points to the input vector + * @param[in] scaleFract fractional portion of the scale value + * @param[in] shift number of bits to shift the result by + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_scale_q31( + q31_t * pSrc, + q31_t scaleFract, + int8_t shift, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q7 vector absolute value. + * @param[in] pSrc points to the input buffer + * @param[out] pDst points to the output buffer + * @param[in] blockSize number of samples in each vector + */ + void arm_abs_q7( + q7_t * pSrc, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Floating-point vector absolute value. + * @param[in] pSrc points to the input buffer + * @param[out] pDst points to the output buffer + * @param[in] blockSize number of samples in each vector + */ + void arm_abs_f32( + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q15 vector absolute value. + * @param[in] pSrc points to the input buffer + * @param[out] pDst points to the output buffer + * @param[in] blockSize number of samples in each vector + */ + void arm_abs_q15( + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q31 vector absolute value. + * @param[in] pSrc points to the input buffer + * @param[out] pDst points to the output buffer + * @param[in] blockSize number of samples in each vector + */ + void arm_abs_q31( + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Dot product of floating-point vectors. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[in] blockSize number of samples in each vector + * @param[out] result output result returned here + */ + void arm_dot_prod_f32( + float32_t * pSrcA, + float32_t * pSrcB, + uint32_t blockSize, + float32_t * result); + + + /** + * @brief Dot product of Q7 vectors. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[in] blockSize number of samples in each vector + * @param[out] result output result returned here + */ + void arm_dot_prod_q7( + q7_t * pSrcA, + q7_t * pSrcB, + uint32_t blockSize, + q31_t * result); + + + /** + * @brief Dot product of Q15 vectors. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[in] blockSize number of samples in each vector + * @param[out] result output result returned here + */ + void arm_dot_prod_q15( + q15_t * pSrcA, + q15_t * pSrcB, + uint32_t blockSize, + q63_t * result); + + + /** + * @brief Dot product of Q31 vectors. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[in] blockSize number of samples in each vector + * @param[out] result output result returned here + */ + void arm_dot_prod_q31( + q31_t * pSrcA, + q31_t * pSrcB, + uint32_t blockSize, + q63_t * result); + + + /** + * @brief Shifts the elements of a Q7 vector a specified number of bits. + * @param[in] pSrc points to the input vector + * @param[in] shiftBits number of bits to shift. A positive value shifts left; a negative value shifts right. + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_shift_q7( + q7_t * pSrc, + int8_t shiftBits, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Shifts the elements of a Q15 vector a specified number of bits. + * @param[in] pSrc points to the input vector + * @param[in] shiftBits number of bits to shift. A positive value shifts left; a negative value shifts right. + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_shift_q15( + q15_t * pSrc, + int8_t shiftBits, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Shifts the elements of a Q31 vector a specified number of bits. + * @param[in] pSrc points to the input vector + * @param[in] shiftBits number of bits to shift. A positive value shifts left; a negative value shifts right. + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_shift_q31( + q31_t * pSrc, + int8_t shiftBits, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Adds a constant offset to a floating-point vector. + * @param[in] pSrc points to the input vector + * @param[in] offset is the offset to be added + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_offset_f32( + float32_t * pSrc, + float32_t offset, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Adds a constant offset to a Q7 vector. + * @param[in] pSrc points to the input vector + * @param[in] offset is the offset to be added + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_offset_q7( + q7_t * pSrc, + q7_t offset, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Adds a constant offset to a Q15 vector. + * @param[in] pSrc points to the input vector + * @param[in] offset is the offset to be added + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_offset_q15( + q15_t * pSrc, + q15_t offset, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Adds a constant offset to a Q31 vector. + * @param[in] pSrc points to the input vector + * @param[in] offset is the offset to be added + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_offset_q31( + q31_t * pSrc, + q31_t offset, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Negates the elements of a floating-point vector. + * @param[in] pSrc points to the input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_negate_f32( + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Negates the elements of a Q7 vector. + * @param[in] pSrc points to the input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_negate_q7( + q7_t * pSrc, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Negates the elements of a Q15 vector. + * @param[in] pSrc points to the input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_negate_q15( + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Negates the elements of a Q31 vector. + * @param[in] pSrc points to the input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_negate_q31( + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Copies the elements of a floating-point vector. + * @param[in] pSrc input pointer + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_copy_f32( + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Copies the elements of a Q7 vector. + * @param[in] pSrc input pointer + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_copy_q7( + q7_t * pSrc, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Copies the elements of a Q15 vector. + * @param[in] pSrc input pointer + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_copy_q15( + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Copies the elements of a Q31 vector. + * @param[in] pSrc input pointer + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_copy_q31( + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Fills a constant value into a floating-point vector. + * @param[in] value input value to be filled + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_fill_f32( + float32_t value, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Fills a constant value into a Q7 vector. + * @param[in] value input value to be filled + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_fill_q7( + q7_t value, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Fills a constant value into a Q15 vector. + * @param[in] value input value to be filled + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_fill_q15( + q15_t value, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Fills a constant value into a Q31 vector. + * @param[in] value input value to be filled + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_fill_q31( + q31_t value, + q31_t * pDst, + uint32_t blockSize); + + +/** + * @brief Convolution of floating-point sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the location where the output result is written. Length srcALen+srcBLen-1. + */ + void arm_conv_f32( + float32_t * pSrcA, + uint32_t srcALen, + float32_t * pSrcB, + uint32_t srcBLen, + float32_t * pDst); + + + /** + * @brief Convolution of Q15 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length srcALen+srcBLen-1. + * @param[in] pScratch1 points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @param[in] pScratch2 points to scratch buffer of size min(srcALen, srcBLen). + */ + void arm_conv_opt_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + q15_t * pScratch1, + q15_t * pScratch2); + + +/** + * @brief Convolution of Q15 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the location where the output result is written. Length srcALen+srcBLen-1. + */ + void arm_conv_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst); + + + /** + * @brief Convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4 + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length srcALen+srcBLen-1. + */ + void arm_conv_fast_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst); + + + /** + * @brief Convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4 + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length srcALen+srcBLen-1. + * @param[in] pScratch1 points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @param[in] pScratch2 points to scratch buffer of size min(srcALen, srcBLen). + */ + void arm_conv_fast_opt_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + q15_t * pScratch1, + q15_t * pScratch2); + + + /** + * @brief Convolution of Q31 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length srcALen+srcBLen-1. + */ + void arm_conv_q31( + q31_t * pSrcA, + uint32_t srcALen, + q31_t * pSrcB, + uint32_t srcBLen, + q31_t * pDst); + + + /** + * @brief Convolution of Q31 sequences (fast version) for Cortex-M3 and Cortex-M4 + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length srcALen+srcBLen-1. + */ + void arm_conv_fast_q31( + q31_t * pSrcA, + uint32_t srcALen, + q31_t * pSrcB, + uint32_t srcBLen, + q31_t * pDst); + + + /** + * @brief Convolution of Q7 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length srcALen+srcBLen-1. + * @param[in] pScratch1 points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @param[in] pScratch2 points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen). + */ + void arm_conv_opt_q7( + q7_t * pSrcA, + uint32_t srcALen, + q7_t * pSrcB, + uint32_t srcBLen, + q7_t * pDst, + q15_t * pScratch1, + q15_t * pScratch2); + + + /** + * @brief Convolution of Q7 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length srcALen+srcBLen-1. + */ + void arm_conv_q7( + q7_t * pSrcA, + uint32_t srcALen, + q7_t * pSrcB, + uint32_t srcBLen, + q7_t * pDst); + + + /** + * @brief Partial convolution of floating-point sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + arm_status arm_conv_partial_f32( + float32_t * pSrcA, + uint32_t srcALen, + float32_t * pSrcB, + uint32_t srcBLen, + float32_t * pDst, + uint32_t firstIndex, + uint32_t numPoints); + + + /** + * @brief Partial convolution of Q15 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @param[in] pScratch1 points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @param[in] pScratch2 points to scratch buffer of size min(srcALen, srcBLen). + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + arm_status arm_conv_partial_opt_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + uint32_t firstIndex, + uint32_t numPoints, + q15_t * pScratch1, + q15_t * pScratch2); + + + /** + * @brief Partial convolution of Q15 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + arm_status arm_conv_partial_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + uint32_t firstIndex, + uint32_t numPoints); + + + /** + * @brief Partial convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4 + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + arm_status arm_conv_partial_fast_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + uint32_t firstIndex, + uint32_t numPoints); + + + /** + * @brief Partial convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4 + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @param[in] pScratch1 points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @param[in] pScratch2 points to scratch buffer of size min(srcALen, srcBLen). + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + arm_status arm_conv_partial_fast_opt_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + uint32_t firstIndex, + uint32_t numPoints, + q15_t * pScratch1, + q15_t * pScratch2); + + + /** + * @brief Partial convolution of Q31 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + arm_status arm_conv_partial_q31( + q31_t * pSrcA, + uint32_t srcALen, + q31_t * pSrcB, + uint32_t srcBLen, + q31_t * pDst, + uint32_t firstIndex, + uint32_t numPoints); + + + /** + * @brief Partial convolution of Q31 sequences (fast version) for Cortex-M3 and Cortex-M4 + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + arm_status arm_conv_partial_fast_q31( + q31_t * pSrcA, + uint32_t srcALen, + q31_t * pSrcB, + uint32_t srcBLen, + q31_t * pDst, + uint32_t firstIndex, + uint32_t numPoints); + + + /** + * @brief Partial convolution of Q7 sequences + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @param[in] pScratch1 points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @param[in] pScratch2 points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen). + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + arm_status arm_conv_partial_opt_q7( + q7_t * pSrcA, + uint32_t srcALen, + q7_t * pSrcB, + uint32_t srcBLen, + q7_t * pDst, + uint32_t firstIndex, + uint32_t numPoints, + q15_t * pScratch1, + q15_t * pScratch2); + + +/** + * @brief Partial convolution of Q7 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + arm_status arm_conv_partial_q7( + q7_t * pSrcA, + uint32_t srcALen, + q7_t * pSrcB, + uint32_t srcBLen, + q7_t * pDst, + uint32_t firstIndex, + uint32_t numPoints); + + + /** + * @brief Instance structure for the Q15 FIR decimator. + */ + typedef struct + { + uint8_t M; /**< decimation factor. */ + uint16_t numTaps; /**< number of coefficients in the filter. */ + q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + q15_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + } arm_fir_decimate_instance_q15; + + /** + * @brief Instance structure for the Q31 FIR decimator. + */ + typedef struct + { + uint8_t M; /**< decimation factor. */ + uint16_t numTaps; /**< number of coefficients in the filter. */ + q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + q31_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + } arm_fir_decimate_instance_q31; + + /** + * @brief Instance structure for the floating-point FIR decimator. + */ + typedef struct + { + uint8_t M; /**< decimation factor. */ + uint16_t numTaps; /**< number of coefficients in the filter. */ + float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + float32_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + } arm_fir_decimate_instance_f32; + + + /** + * @brief Processing function for the floating-point FIR decimator. + * @param[in] S points to an instance of the floating-point FIR decimator structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_decimate_f32( + const arm_fir_decimate_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the floating-point FIR decimator. + * @param[in,out] S points to an instance of the floating-point FIR decimator structure. + * @param[in] numTaps number of coefficients in the filter. + * @param[in] M decimation factor. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of input samples to process per call. + * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if + * blockSize is not a multiple of M. + */ + arm_status arm_fir_decimate_init_f32( + arm_fir_decimate_instance_f32 * S, + uint16_t numTaps, + uint8_t M, + float32_t * pCoeffs, + float32_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q15 FIR decimator. + * @param[in] S points to an instance of the Q15 FIR decimator structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_decimate_q15( + const arm_fir_decimate_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q15 FIR decimator (fast variant) for Cortex-M3 and Cortex-M4. + * @param[in] S points to an instance of the Q15 FIR decimator structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_decimate_fast_q15( + const arm_fir_decimate_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q15 FIR decimator. + * @param[in,out] S points to an instance of the Q15 FIR decimator structure. + * @param[in] numTaps number of coefficients in the filter. + * @param[in] M decimation factor. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of input samples to process per call. + * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if + * blockSize is not a multiple of M. + */ + arm_status arm_fir_decimate_init_q15( + arm_fir_decimate_instance_q15 * S, + uint16_t numTaps, + uint8_t M, + q15_t * pCoeffs, + q15_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q31 FIR decimator. + * @param[in] S points to an instance of the Q31 FIR decimator structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_decimate_q31( + const arm_fir_decimate_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + /** + * @brief Processing function for the Q31 FIR decimator (fast variant) for Cortex-M3 and Cortex-M4. + * @param[in] S points to an instance of the Q31 FIR decimator structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_decimate_fast_q31( + arm_fir_decimate_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q31 FIR decimator. + * @param[in,out] S points to an instance of the Q31 FIR decimator structure. + * @param[in] numTaps number of coefficients in the filter. + * @param[in] M decimation factor. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of input samples to process per call. + * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if + * blockSize is not a multiple of M. + */ + arm_status arm_fir_decimate_init_q31( + arm_fir_decimate_instance_q31 * S, + uint16_t numTaps, + uint8_t M, + q31_t * pCoeffs, + q31_t * pState, + uint32_t blockSize); + + + /** + * @brief Instance structure for the Q15 FIR interpolator. + */ + typedef struct + { + uint8_t L; /**< upsample factor. */ + uint16_t phaseLength; /**< length of each polyphase filter component. */ + q15_t *pCoeffs; /**< points to the coefficient array. The array is of length L*phaseLength. */ + q15_t *pState; /**< points to the state variable array. The array is of length blockSize+phaseLength-1. */ + } arm_fir_interpolate_instance_q15; + + /** + * @brief Instance structure for the Q31 FIR interpolator. + */ + typedef struct + { + uint8_t L; /**< upsample factor. */ + uint16_t phaseLength; /**< length of each polyphase filter component. */ + q31_t *pCoeffs; /**< points to the coefficient array. The array is of length L*phaseLength. */ + q31_t *pState; /**< points to the state variable array. The array is of length blockSize+phaseLength-1. */ + } arm_fir_interpolate_instance_q31; + + /** + * @brief Instance structure for the floating-point FIR interpolator. + */ + typedef struct + { + uint8_t L; /**< upsample factor. */ + uint16_t phaseLength; /**< length of each polyphase filter component. */ + float32_t *pCoeffs; /**< points to the coefficient array. The array is of length L*phaseLength. */ + float32_t *pState; /**< points to the state variable array. The array is of length phaseLength+numTaps-1. */ + } arm_fir_interpolate_instance_f32; + + + /** + * @brief Processing function for the Q15 FIR interpolator. + * @param[in] S points to an instance of the Q15 FIR interpolator structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_interpolate_q15( + const arm_fir_interpolate_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q15 FIR interpolator. + * @param[in,out] S points to an instance of the Q15 FIR interpolator structure. + * @param[in] L upsample factor. + * @param[in] numTaps number of filter coefficients in the filter. + * @param[in] pCoeffs points to the filter coefficient buffer. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of input samples to process per call. + * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if + * the filter length numTaps is not a multiple of the interpolation factor L. + */ + arm_status arm_fir_interpolate_init_q15( + arm_fir_interpolate_instance_q15 * S, + uint8_t L, + uint16_t numTaps, + q15_t * pCoeffs, + q15_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q31 FIR interpolator. + * @param[in] S points to an instance of the Q15 FIR interpolator structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_interpolate_q31( + const arm_fir_interpolate_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q31 FIR interpolator. + * @param[in,out] S points to an instance of the Q31 FIR interpolator structure. + * @param[in] L upsample factor. + * @param[in] numTaps number of filter coefficients in the filter. + * @param[in] pCoeffs points to the filter coefficient buffer. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of input samples to process per call. + * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if + * the filter length numTaps is not a multiple of the interpolation factor L. + */ + arm_status arm_fir_interpolate_init_q31( + arm_fir_interpolate_instance_q31 * S, + uint8_t L, + uint16_t numTaps, + q31_t * pCoeffs, + q31_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the floating-point FIR interpolator. + * @param[in] S points to an instance of the floating-point FIR interpolator structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_interpolate_f32( + const arm_fir_interpolate_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the floating-point FIR interpolator. + * @param[in,out] S points to an instance of the floating-point FIR interpolator structure. + * @param[in] L upsample factor. + * @param[in] numTaps number of filter coefficients in the filter. + * @param[in] pCoeffs points to the filter coefficient buffer. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of input samples to process per call. + * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if + * the filter length numTaps is not a multiple of the interpolation factor L. + */ + arm_status arm_fir_interpolate_init_f32( + arm_fir_interpolate_instance_f32 * S, + uint8_t L, + uint16_t numTaps, + float32_t * pCoeffs, + float32_t * pState, + uint32_t blockSize); + + + /** + * @brief Instance structure for the high precision Q31 Biquad cascade filter. + */ + typedef struct + { + uint8_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ + q63_t *pState; /**< points to the array of state coefficients. The array is of length 4*numStages. */ + q31_t *pCoeffs; /**< points to the array of coefficients. The array is of length 5*numStages. */ + uint8_t postShift; /**< additional shift, in bits, applied to each output sample. */ + } arm_biquad_cas_df1_32x64_ins_q31; + + + /** + * @param[in] S points to an instance of the high precision Q31 Biquad cascade filter structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of samples to process. + */ + void arm_biquad_cas_df1_32x64_q31( + const arm_biquad_cas_df1_32x64_ins_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @param[in,out] S points to an instance of the high precision Q31 Biquad cascade filter structure. + * @param[in] numStages number of 2nd order stages in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] postShift shift to be applied to the output. Varies according to the coefficients format + */ + void arm_biquad_cas_df1_32x64_init_q31( + arm_biquad_cas_df1_32x64_ins_q31 * S, + uint8_t numStages, + q31_t * pCoeffs, + q63_t * pState, + uint8_t postShift); + + + /** + * @brief Instance structure for the floating-point transposed direct form II Biquad cascade filter. + */ + typedef struct + { + uint8_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ + float32_t *pState; /**< points to the array of state coefficients. The array is of length 2*numStages. */ + float32_t *pCoeffs; /**< points to the array of coefficients. The array is of length 5*numStages. */ + } arm_biquad_cascade_df2T_instance_f32; + + /** + * @brief Instance structure for the floating-point transposed direct form II Biquad cascade filter. + */ + typedef struct + { + uint8_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ + float32_t *pState; /**< points to the array of state coefficients. The array is of length 4*numStages. */ + float32_t *pCoeffs; /**< points to the array of coefficients. The array is of length 5*numStages. */ + } arm_biquad_cascade_stereo_df2T_instance_f32; + + /** + * @brief Instance structure for the floating-point transposed direct form II Biquad cascade filter. + */ + typedef struct + { + uint8_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ + float64_t *pState; /**< points to the array of state coefficients. The array is of length 2*numStages. */ + float64_t *pCoeffs; /**< points to the array of coefficients. The array is of length 5*numStages. */ + } arm_biquad_cascade_df2T_instance_f64; + + + /** + * @brief Processing function for the floating-point transposed direct form II Biquad cascade filter. + * @param[in] S points to an instance of the filter data structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of samples to process. + */ + void arm_biquad_cascade_df2T_f32( + const arm_biquad_cascade_df2T_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Processing function for the floating-point transposed direct form II Biquad cascade filter. 2 channels + * @param[in] S points to an instance of the filter data structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of samples to process. + */ + void arm_biquad_cascade_stereo_df2T_f32( + const arm_biquad_cascade_stereo_df2T_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Processing function for the floating-point transposed direct form II Biquad cascade filter. + * @param[in] S points to an instance of the filter data structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of samples to process. + */ + void arm_biquad_cascade_df2T_f64( + const arm_biquad_cascade_df2T_instance_f64 * S, + float64_t * pSrc, + float64_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the floating-point transposed direct form II Biquad cascade filter. + * @param[in,out] S points to an instance of the filter data structure. + * @param[in] numStages number of 2nd order stages in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + */ + void arm_biquad_cascade_df2T_init_f32( + arm_biquad_cascade_df2T_instance_f32 * S, + uint8_t numStages, + float32_t * pCoeffs, + float32_t * pState); + + + /** + * @brief Initialization function for the floating-point transposed direct form II Biquad cascade filter. + * @param[in,out] S points to an instance of the filter data structure. + * @param[in] numStages number of 2nd order stages in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + */ + void arm_biquad_cascade_stereo_df2T_init_f32( + arm_biquad_cascade_stereo_df2T_instance_f32 * S, + uint8_t numStages, + float32_t * pCoeffs, + float32_t * pState); + + + /** + * @brief Initialization function for the floating-point transposed direct form II Biquad cascade filter. + * @param[in,out] S points to an instance of the filter data structure. + * @param[in] numStages number of 2nd order stages in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + */ + void arm_biquad_cascade_df2T_init_f64( + arm_biquad_cascade_df2T_instance_f64 * S, + uint8_t numStages, + float64_t * pCoeffs, + float64_t * pState); + + + /** + * @brief Instance structure for the Q15 FIR lattice filter. + */ + typedef struct + { + uint16_t numStages; /**< number of filter stages. */ + q15_t *pState; /**< points to the state variable array. The array is of length numStages. */ + q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numStages. */ + } arm_fir_lattice_instance_q15; + + /** + * @brief Instance structure for the Q31 FIR lattice filter. + */ + typedef struct + { + uint16_t numStages; /**< number of filter stages. */ + q31_t *pState; /**< points to the state variable array. The array is of length numStages. */ + q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numStages. */ + } arm_fir_lattice_instance_q31; + + /** + * @brief Instance structure for the floating-point FIR lattice filter. + */ + typedef struct + { + uint16_t numStages; /**< number of filter stages. */ + float32_t *pState; /**< points to the state variable array. The array is of length numStages. */ + float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numStages. */ + } arm_fir_lattice_instance_f32; + + + /** + * @brief Initialization function for the Q15 FIR lattice filter. + * @param[in] S points to an instance of the Q15 FIR lattice structure. + * @param[in] numStages number of filter stages. + * @param[in] pCoeffs points to the coefficient buffer. The array is of length numStages. + * @param[in] pState points to the state buffer. The array is of length numStages. + */ + void arm_fir_lattice_init_q15( + arm_fir_lattice_instance_q15 * S, + uint16_t numStages, + q15_t * pCoeffs, + q15_t * pState); + + + /** + * @brief Processing function for the Q15 FIR lattice filter. + * @param[in] S points to an instance of the Q15 FIR lattice structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_fir_lattice_q15( + const arm_fir_lattice_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q31 FIR lattice filter. + * @param[in] S points to an instance of the Q31 FIR lattice structure. + * @param[in] numStages number of filter stages. + * @param[in] pCoeffs points to the coefficient buffer. The array is of length numStages. + * @param[in] pState points to the state buffer. The array is of length numStages. + */ + void arm_fir_lattice_init_q31( + arm_fir_lattice_instance_q31 * S, + uint16_t numStages, + q31_t * pCoeffs, + q31_t * pState); + + + /** + * @brief Processing function for the Q31 FIR lattice filter. + * @param[in] S points to an instance of the Q31 FIR lattice structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of samples to process. + */ + void arm_fir_lattice_q31( + const arm_fir_lattice_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + +/** + * @brief Initialization function for the floating-point FIR lattice filter. + * @param[in] S points to an instance of the floating-point FIR lattice structure. + * @param[in] numStages number of filter stages. + * @param[in] pCoeffs points to the coefficient buffer. The array is of length numStages. + * @param[in] pState points to the state buffer. The array is of length numStages. + */ + void arm_fir_lattice_init_f32( + arm_fir_lattice_instance_f32 * S, + uint16_t numStages, + float32_t * pCoeffs, + float32_t * pState); + + + /** + * @brief Processing function for the floating-point FIR lattice filter. + * @param[in] S points to an instance of the floating-point FIR lattice structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of samples to process. + */ + void arm_fir_lattice_f32( + const arm_fir_lattice_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Instance structure for the Q15 IIR lattice filter. + */ + typedef struct + { + uint16_t numStages; /**< number of stages in the filter. */ + q15_t *pState; /**< points to the state variable array. The array is of length numStages+blockSize. */ + q15_t *pkCoeffs; /**< points to the reflection coefficient array. The array is of length numStages. */ + q15_t *pvCoeffs; /**< points to the ladder coefficient array. The array is of length numStages+1. */ + } arm_iir_lattice_instance_q15; + + /** + * @brief Instance structure for the Q31 IIR lattice filter. + */ + typedef struct + { + uint16_t numStages; /**< number of stages in the filter. */ + q31_t *pState; /**< points to the state variable array. The array is of length numStages+blockSize. */ + q31_t *pkCoeffs; /**< points to the reflection coefficient array. The array is of length numStages. */ + q31_t *pvCoeffs; /**< points to the ladder coefficient array. The array is of length numStages+1. */ + } arm_iir_lattice_instance_q31; + + /** + * @brief Instance structure for the floating-point IIR lattice filter. + */ + typedef struct + { + uint16_t numStages; /**< number of stages in the filter. */ + float32_t *pState; /**< points to the state variable array. The array is of length numStages+blockSize. */ + float32_t *pkCoeffs; /**< points to the reflection coefficient array. The array is of length numStages. */ + float32_t *pvCoeffs; /**< points to the ladder coefficient array. The array is of length numStages+1. */ + } arm_iir_lattice_instance_f32; + + + /** + * @brief Processing function for the floating-point IIR lattice filter. + * @param[in] S points to an instance of the floating-point IIR lattice structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_iir_lattice_f32( + const arm_iir_lattice_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the floating-point IIR lattice filter. + * @param[in] S points to an instance of the floating-point IIR lattice structure. + * @param[in] numStages number of stages in the filter. + * @param[in] pkCoeffs points to the reflection coefficient buffer. The array is of length numStages. + * @param[in] pvCoeffs points to the ladder coefficient buffer. The array is of length numStages+1. + * @param[in] pState points to the state buffer. The array is of length numStages+blockSize-1. + * @param[in] blockSize number of samples to process. + */ + void arm_iir_lattice_init_f32( + arm_iir_lattice_instance_f32 * S, + uint16_t numStages, + float32_t * pkCoeffs, + float32_t * pvCoeffs, + float32_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q31 IIR lattice filter. + * @param[in] S points to an instance of the Q31 IIR lattice structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_iir_lattice_q31( + const arm_iir_lattice_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q31 IIR lattice filter. + * @param[in] S points to an instance of the Q31 IIR lattice structure. + * @param[in] numStages number of stages in the filter. + * @param[in] pkCoeffs points to the reflection coefficient buffer. The array is of length numStages. + * @param[in] pvCoeffs points to the ladder coefficient buffer. The array is of length numStages+1. + * @param[in] pState points to the state buffer. The array is of length numStages+blockSize. + * @param[in] blockSize number of samples to process. + */ + void arm_iir_lattice_init_q31( + arm_iir_lattice_instance_q31 * S, + uint16_t numStages, + q31_t * pkCoeffs, + q31_t * pvCoeffs, + q31_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q15 IIR lattice filter. + * @param[in] S points to an instance of the Q15 IIR lattice structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_iir_lattice_q15( + const arm_iir_lattice_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + +/** + * @brief Initialization function for the Q15 IIR lattice filter. + * @param[in] S points to an instance of the fixed-point Q15 IIR lattice structure. + * @param[in] numStages number of stages in the filter. + * @param[in] pkCoeffs points to reflection coefficient buffer. The array is of length numStages. + * @param[in] pvCoeffs points to ladder coefficient buffer. The array is of length numStages+1. + * @param[in] pState points to state buffer. The array is of length numStages+blockSize. + * @param[in] blockSize number of samples to process per call. + */ + void arm_iir_lattice_init_q15( + arm_iir_lattice_instance_q15 * S, + uint16_t numStages, + q15_t * pkCoeffs, + q15_t * pvCoeffs, + q15_t * pState, + uint32_t blockSize); + + + /** + * @brief Instance structure for the floating-point LMS filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + float32_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + float32_t mu; /**< step size that controls filter coefficient updates. */ + } arm_lms_instance_f32; + + + /** + * @brief Processing function for floating-point LMS filter. + * @param[in] S points to an instance of the floating-point LMS filter structure. + * @param[in] pSrc points to the block of input data. + * @param[in] pRef points to the block of reference data. + * @param[out] pOut points to the block of output data. + * @param[out] pErr points to the block of error data. + * @param[in] blockSize number of samples to process. + */ + void arm_lms_f32( + const arm_lms_instance_f32 * S, + float32_t * pSrc, + float32_t * pRef, + float32_t * pOut, + float32_t * pErr, + uint32_t blockSize); + + + /** + * @brief Initialization function for floating-point LMS filter. + * @param[in] S points to an instance of the floating-point LMS filter structure. + * @param[in] numTaps number of filter coefficients. + * @param[in] pCoeffs points to the coefficient buffer. + * @param[in] pState points to state buffer. + * @param[in] mu step size that controls filter coefficient updates. + * @param[in] blockSize number of samples to process. + */ + void arm_lms_init_f32( + arm_lms_instance_f32 * S, + uint16_t numTaps, + float32_t * pCoeffs, + float32_t * pState, + float32_t mu, + uint32_t blockSize); + + + /** + * @brief Instance structure for the Q15 LMS filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + q15_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + q15_t mu; /**< step size that controls filter coefficient updates. */ + uint32_t postShift; /**< bit shift applied to coefficients. */ + } arm_lms_instance_q15; + + + /** + * @brief Initialization function for the Q15 LMS filter. + * @param[in] S points to an instance of the Q15 LMS filter structure. + * @param[in] numTaps number of filter coefficients. + * @param[in] pCoeffs points to the coefficient buffer. + * @param[in] pState points to the state buffer. + * @param[in] mu step size that controls filter coefficient updates. + * @param[in] blockSize number of samples to process. + * @param[in] postShift bit shift applied to coefficients. + */ + void arm_lms_init_q15( + arm_lms_instance_q15 * S, + uint16_t numTaps, + q15_t * pCoeffs, + q15_t * pState, + q15_t mu, + uint32_t blockSize, + uint32_t postShift); + + + /** + * @brief Processing function for Q15 LMS filter. + * @param[in] S points to an instance of the Q15 LMS filter structure. + * @param[in] pSrc points to the block of input data. + * @param[in] pRef points to the block of reference data. + * @param[out] pOut points to the block of output data. + * @param[out] pErr points to the block of error data. + * @param[in] blockSize number of samples to process. + */ + void arm_lms_q15( + const arm_lms_instance_q15 * S, + q15_t * pSrc, + q15_t * pRef, + q15_t * pOut, + q15_t * pErr, + uint32_t blockSize); + + + /** + * @brief Instance structure for the Q31 LMS filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + q31_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + q31_t mu; /**< step size that controls filter coefficient updates. */ + uint32_t postShift; /**< bit shift applied to coefficients. */ + } arm_lms_instance_q31; + + + /** + * @brief Processing function for Q31 LMS filter. + * @param[in] S points to an instance of the Q15 LMS filter structure. + * @param[in] pSrc points to the block of input data. + * @param[in] pRef points to the block of reference data. + * @param[out] pOut points to the block of output data. + * @param[out] pErr points to the block of error data. + * @param[in] blockSize number of samples to process. + */ + void arm_lms_q31( + const arm_lms_instance_q31 * S, + q31_t * pSrc, + q31_t * pRef, + q31_t * pOut, + q31_t * pErr, + uint32_t blockSize); + + + /** + * @brief Initialization function for Q31 LMS filter. + * @param[in] S points to an instance of the Q31 LMS filter structure. + * @param[in] numTaps number of filter coefficients. + * @param[in] pCoeffs points to coefficient buffer. + * @param[in] pState points to state buffer. + * @param[in] mu step size that controls filter coefficient updates. + * @param[in] blockSize number of samples to process. + * @param[in] postShift bit shift applied to coefficients. + */ + void arm_lms_init_q31( + arm_lms_instance_q31 * S, + uint16_t numTaps, + q31_t * pCoeffs, + q31_t * pState, + q31_t mu, + uint32_t blockSize, + uint32_t postShift); + + + /** + * @brief Instance structure for the floating-point normalized LMS filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + float32_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + float32_t mu; /**< step size that control filter coefficient updates. */ + float32_t energy; /**< saves previous frame energy. */ + float32_t x0; /**< saves previous input sample. */ + } arm_lms_norm_instance_f32; + + + /** + * @brief Processing function for floating-point normalized LMS filter. + * @param[in] S points to an instance of the floating-point normalized LMS filter structure. + * @param[in] pSrc points to the block of input data. + * @param[in] pRef points to the block of reference data. + * @param[out] pOut points to the block of output data. + * @param[out] pErr points to the block of error data. + * @param[in] blockSize number of samples to process. + */ + void arm_lms_norm_f32( + arm_lms_norm_instance_f32 * S, + float32_t * pSrc, + float32_t * pRef, + float32_t * pOut, + float32_t * pErr, + uint32_t blockSize); + + + /** + * @brief Initialization function for floating-point normalized LMS filter. + * @param[in] S points to an instance of the floating-point LMS filter structure. + * @param[in] numTaps number of filter coefficients. + * @param[in] pCoeffs points to coefficient buffer. + * @param[in] pState points to state buffer. + * @param[in] mu step size that controls filter coefficient updates. + * @param[in] blockSize number of samples to process. + */ + void arm_lms_norm_init_f32( + arm_lms_norm_instance_f32 * S, + uint16_t numTaps, + float32_t * pCoeffs, + float32_t * pState, + float32_t mu, + uint32_t blockSize); + + + /** + * @brief Instance structure for the Q31 normalized LMS filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + q31_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + q31_t mu; /**< step size that controls filter coefficient updates. */ + uint8_t postShift; /**< bit shift applied to coefficients. */ + q31_t *recipTable; /**< points to the reciprocal initial value table. */ + q31_t energy; /**< saves previous frame energy. */ + q31_t x0; /**< saves previous input sample. */ + } arm_lms_norm_instance_q31; + + + /** + * @brief Processing function for Q31 normalized LMS filter. + * @param[in] S points to an instance of the Q31 normalized LMS filter structure. + * @param[in] pSrc points to the block of input data. + * @param[in] pRef points to the block of reference data. + * @param[out] pOut points to the block of output data. + * @param[out] pErr points to the block of error data. + * @param[in] blockSize number of samples to process. + */ + void arm_lms_norm_q31( + arm_lms_norm_instance_q31 * S, + q31_t * pSrc, + q31_t * pRef, + q31_t * pOut, + q31_t * pErr, + uint32_t blockSize); + + + /** + * @brief Initialization function for Q31 normalized LMS filter. + * @param[in] S points to an instance of the Q31 normalized LMS filter structure. + * @param[in] numTaps number of filter coefficients. + * @param[in] pCoeffs points to coefficient buffer. + * @param[in] pState points to state buffer. + * @param[in] mu step size that controls filter coefficient updates. + * @param[in] blockSize number of samples to process. + * @param[in] postShift bit shift applied to coefficients. + */ + void arm_lms_norm_init_q31( + arm_lms_norm_instance_q31 * S, + uint16_t numTaps, + q31_t * pCoeffs, + q31_t * pState, + q31_t mu, + uint32_t blockSize, + uint8_t postShift); + + + /** + * @brief Instance structure for the Q15 normalized LMS filter. + */ + typedef struct + { + uint16_t numTaps; /**< Number of coefficients in the filter. */ + q15_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + q15_t mu; /**< step size that controls filter coefficient updates. */ + uint8_t postShift; /**< bit shift applied to coefficients. */ + q15_t *recipTable; /**< Points to the reciprocal initial value table. */ + q15_t energy; /**< saves previous frame energy. */ + q15_t x0; /**< saves previous input sample. */ + } arm_lms_norm_instance_q15; + + + /** + * @brief Processing function for Q15 normalized LMS filter. + * @param[in] S points to an instance of the Q15 normalized LMS filter structure. + * @param[in] pSrc points to the block of input data. + * @param[in] pRef points to the block of reference data. + * @param[out] pOut points to the block of output data. + * @param[out] pErr points to the block of error data. + * @param[in] blockSize number of samples to process. + */ + void arm_lms_norm_q15( + arm_lms_norm_instance_q15 * S, + q15_t * pSrc, + q15_t * pRef, + q15_t * pOut, + q15_t * pErr, + uint32_t blockSize); + + + /** + * @brief Initialization function for Q15 normalized LMS filter. + * @param[in] S points to an instance of the Q15 normalized LMS filter structure. + * @param[in] numTaps number of filter coefficients. + * @param[in] pCoeffs points to coefficient buffer. + * @param[in] pState points to state buffer. + * @param[in] mu step size that controls filter coefficient updates. + * @param[in] blockSize number of samples to process. + * @param[in] postShift bit shift applied to coefficients. + */ + void arm_lms_norm_init_q15( + arm_lms_norm_instance_q15 * S, + uint16_t numTaps, + q15_t * pCoeffs, + q15_t * pState, + q15_t mu, + uint32_t blockSize, + uint8_t postShift); + + + /** + * @brief Correlation of floating-point sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + */ + void arm_correlate_f32( + float32_t * pSrcA, + uint32_t srcALen, + float32_t * pSrcB, + uint32_t srcBLen, + float32_t * pDst); + + + /** + * @brief Correlation of Q15 sequences + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + * @param[in] pScratch points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + */ + void arm_correlate_opt_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + q15_t * pScratch); + + + /** + * @brief Correlation of Q15 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + */ + + void arm_correlate_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst); + + + /** + * @brief Correlation of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + */ + + void arm_correlate_fast_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst); + + + /** + * @brief Correlation of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + * @param[in] pScratch points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + */ + void arm_correlate_fast_opt_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + q15_t * pScratch); + + + /** + * @brief Correlation of Q31 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + */ + void arm_correlate_q31( + q31_t * pSrcA, + uint32_t srcALen, + q31_t * pSrcB, + uint32_t srcBLen, + q31_t * pDst); + + + /** + * @brief Correlation of Q31 sequences (fast version) for Cortex-M3 and Cortex-M4 + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + */ + void arm_correlate_fast_q31( + q31_t * pSrcA, + uint32_t srcALen, + q31_t * pSrcB, + uint32_t srcBLen, + q31_t * pDst); + + + /** + * @brief Correlation of Q7 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + * @param[in] pScratch1 points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @param[in] pScratch2 points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen). + */ + void arm_correlate_opt_q7( + q7_t * pSrcA, + uint32_t srcALen, + q7_t * pSrcB, + uint32_t srcBLen, + q7_t * pDst, + q15_t * pScratch1, + q15_t * pScratch2); + + + /** + * @brief Correlation of Q7 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + */ + void arm_correlate_q7( + q7_t * pSrcA, + uint32_t srcALen, + q7_t * pSrcB, + uint32_t srcBLen, + q7_t * pDst); + + + /** + * @brief Instance structure for the floating-point sparse FIR filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + uint16_t stateIndex; /**< state buffer index. Points to the oldest sample in the state buffer. */ + float32_t *pState; /**< points to the state buffer array. The array is of length maxDelay+blockSize-1. */ + float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + uint16_t maxDelay; /**< maximum offset specified by the pTapDelay array. */ + int32_t *pTapDelay; /**< points to the array of delay values. The array is of length numTaps. */ + } arm_fir_sparse_instance_f32; + + /** + * @brief Instance structure for the Q31 sparse FIR filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + uint16_t stateIndex; /**< state buffer index. Points to the oldest sample in the state buffer. */ + q31_t *pState; /**< points to the state buffer array. The array is of length maxDelay+blockSize-1. */ + q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + uint16_t maxDelay; /**< maximum offset specified by the pTapDelay array. */ + int32_t *pTapDelay; /**< points to the array of delay values. The array is of length numTaps. */ + } arm_fir_sparse_instance_q31; + + /** + * @brief Instance structure for the Q15 sparse FIR filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + uint16_t stateIndex; /**< state buffer index. Points to the oldest sample in the state buffer. */ + q15_t *pState; /**< points to the state buffer array. The array is of length maxDelay+blockSize-1. */ + q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + uint16_t maxDelay; /**< maximum offset specified by the pTapDelay array. */ + int32_t *pTapDelay; /**< points to the array of delay values. The array is of length numTaps. */ + } arm_fir_sparse_instance_q15; + + /** + * @brief Instance structure for the Q7 sparse FIR filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + uint16_t stateIndex; /**< state buffer index. Points to the oldest sample in the state buffer. */ + q7_t *pState; /**< points to the state buffer array. The array is of length maxDelay+blockSize-1. */ + q7_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + uint16_t maxDelay; /**< maximum offset specified by the pTapDelay array. */ + int32_t *pTapDelay; /**< points to the array of delay values. The array is of length numTaps. */ + } arm_fir_sparse_instance_q7; + + + /** + * @brief Processing function for the floating-point sparse FIR filter. + * @param[in] S points to an instance of the floating-point sparse FIR structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] pScratchIn points to a temporary buffer of size blockSize. + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_sparse_f32( + arm_fir_sparse_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + float32_t * pScratchIn, + uint32_t blockSize); + + + /** + * @brief Initialization function for the floating-point sparse FIR filter. + * @param[in,out] S points to an instance of the floating-point sparse FIR structure. + * @param[in] numTaps number of nonzero coefficients in the filter. + * @param[in] pCoeffs points to the array of filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] pTapDelay points to the array of offset times. + * @param[in] maxDelay maximum offset time supported. + * @param[in] blockSize number of samples that will be processed per block. + */ + void arm_fir_sparse_init_f32( + arm_fir_sparse_instance_f32 * S, + uint16_t numTaps, + float32_t * pCoeffs, + float32_t * pState, + int32_t * pTapDelay, + uint16_t maxDelay, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q31 sparse FIR filter. + * @param[in] S points to an instance of the Q31 sparse FIR structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] pScratchIn points to a temporary buffer of size blockSize. + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_sparse_q31( + arm_fir_sparse_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + q31_t * pScratchIn, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q31 sparse FIR filter. + * @param[in,out] S points to an instance of the Q31 sparse FIR structure. + * @param[in] numTaps number of nonzero coefficients in the filter. + * @param[in] pCoeffs points to the array of filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] pTapDelay points to the array of offset times. + * @param[in] maxDelay maximum offset time supported. + * @param[in] blockSize number of samples that will be processed per block. + */ + void arm_fir_sparse_init_q31( + arm_fir_sparse_instance_q31 * S, + uint16_t numTaps, + q31_t * pCoeffs, + q31_t * pState, + int32_t * pTapDelay, + uint16_t maxDelay, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q15 sparse FIR filter. + * @param[in] S points to an instance of the Q15 sparse FIR structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] pScratchIn points to a temporary buffer of size blockSize. + * @param[in] pScratchOut points to a temporary buffer of size blockSize. + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_sparse_q15( + arm_fir_sparse_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + q15_t * pScratchIn, + q31_t * pScratchOut, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q15 sparse FIR filter. + * @param[in,out] S points to an instance of the Q15 sparse FIR structure. + * @param[in] numTaps number of nonzero coefficients in the filter. + * @param[in] pCoeffs points to the array of filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] pTapDelay points to the array of offset times. + * @param[in] maxDelay maximum offset time supported. + * @param[in] blockSize number of samples that will be processed per block. + */ + void arm_fir_sparse_init_q15( + arm_fir_sparse_instance_q15 * S, + uint16_t numTaps, + q15_t * pCoeffs, + q15_t * pState, + int32_t * pTapDelay, + uint16_t maxDelay, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q7 sparse FIR filter. + * @param[in] S points to an instance of the Q7 sparse FIR structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] pScratchIn points to a temporary buffer of size blockSize. + * @param[in] pScratchOut points to a temporary buffer of size blockSize. + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_sparse_q7( + arm_fir_sparse_instance_q7 * S, + q7_t * pSrc, + q7_t * pDst, + q7_t * pScratchIn, + q31_t * pScratchOut, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q7 sparse FIR filter. + * @param[in,out] S points to an instance of the Q7 sparse FIR structure. + * @param[in] numTaps number of nonzero coefficients in the filter. + * @param[in] pCoeffs points to the array of filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] pTapDelay points to the array of offset times. + * @param[in] maxDelay maximum offset time supported. + * @param[in] blockSize number of samples that will be processed per block. + */ + void arm_fir_sparse_init_q7( + arm_fir_sparse_instance_q7 * S, + uint16_t numTaps, + q7_t * pCoeffs, + q7_t * pState, + int32_t * pTapDelay, + uint16_t maxDelay, + uint32_t blockSize); + + + /** + * @brief Floating-point sin_cos function. + * @param[in] theta input value in degrees + * @param[out] pSinVal points to the processed sine output. + * @param[out] pCosVal points to the processed cos output. + */ + void arm_sin_cos_f32( + float32_t theta, + float32_t * pSinVal, + float32_t * pCosVal); + + + /** + * @brief Q31 sin_cos function. + * @param[in] theta scaled input value in degrees + * @param[out] pSinVal points to the processed sine output. + * @param[out] pCosVal points to the processed cosine output. + */ + void arm_sin_cos_q31( + q31_t theta, + q31_t * pSinVal, + q31_t * pCosVal); + + + /** + * @brief Floating-point complex conjugate. + * @param[in] pSrc points to the input vector + * @param[out] pDst points to the output vector + * @param[in] numSamples number of complex samples in each vector + */ + void arm_cmplx_conj_f32( + float32_t * pSrc, + float32_t * pDst, + uint32_t numSamples); + + /** + * @brief Q31 complex conjugate. + * @param[in] pSrc points to the input vector + * @param[out] pDst points to the output vector + * @param[in] numSamples number of complex samples in each vector + */ + void arm_cmplx_conj_q31( + q31_t * pSrc, + q31_t * pDst, + uint32_t numSamples); + + + /** + * @brief Q15 complex conjugate. + * @param[in] pSrc points to the input vector + * @param[out] pDst points to the output vector + * @param[in] numSamples number of complex samples in each vector + */ + void arm_cmplx_conj_q15( + q15_t * pSrc, + q15_t * pDst, + uint32_t numSamples); + + + /** + * @brief Floating-point complex magnitude squared + * @param[in] pSrc points to the complex input vector + * @param[out] pDst points to the real output vector + * @param[in] numSamples number of complex samples in the input vector + */ + void arm_cmplx_mag_squared_f32( + float32_t * pSrc, + float32_t * pDst, + uint32_t numSamples); + + + /** + * @brief Q31 complex magnitude squared + * @param[in] pSrc points to the complex input vector + * @param[out] pDst points to the real output vector + * @param[in] numSamples number of complex samples in the input vector + */ + void arm_cmplx_mag_squared_q31( + q31_t * pSrc, + q31_t * pDst, + uint32_t numSamples); + + + /** + * @brief Q15 complex magnitude squared + * @param[in] pSrc points to the complex input vector + * @param[out] pDst points to the real output vector + * @param[in] numSamples number of complex samples in the input vector + */ + void arm_cmplx_mag_squared_q15( + q15_t * pSrc, + q15_t * pDst, + uint32_t numSamples); + + + /** + * @ingroup groupController + */ + + /** + * @defgroup PID PID Motor Control + * + * A Proportional Integral Derivative (PID) controller is a generic feedback control + * loop mechanism widely used in industrial control systems. + * A PID controller is the most commonly used type of feedback controller. + * + * This set of functions implements (PID) controllers + * for Q15, Q31, and floating-point data types. The functions operate on a single sample + * of data and each call to the function returns a single processed value. + * S points to an instance of the PID control data structure. in + * is the input sample value. The functions return the output value. + * + * \par Algorithm: + * 
+   *    y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]
+   *    A0 = Kp + Ki + Kd
+   *    A1 = (-Kp ) - (2 * Kd )
+   *    A2 = Kd
+ * + * \par + * where \c Kp is proportional constant, \c Ki is Integral constant and \c Kd is Derivative constant + * + * \par + * \image html PID.gif "Proportional Integral Derivative Controller" + * + * \par + * The PID controller calculates an "error" value as the difference between + * the measured output and the reference input. + * The controller attempts to minimize the error by adjusting the process control inputs. + * The proportional value determines the reaction to the current error, + * the integral value determines the reaction based on the sum of recent errors, + * and the derivative value determines the reaction based on the rate at which the error has been changing. + * + * \par Instance Structure + * The Gains A0, A1, A2 and state variables for a PID controller are stored together in an instance data structure. + * A separate instance structure must be defined for each PID Controller. + * There are separate instance structure declarations for each of the 3 supported data types. + * + * \par Reset Functions + * There is also an associated reset function for each data type which clears the state array. + * + * \par Initialization Functions + * There is also an associated initialization function for each data type. + * The initialization function performs the following operations: + * - Initializes the Gains A0, A1, A2 from Kp,Ki, Kd gains. + * - Zeros out the values in the state buffer. + * + * \par + * Instance structure cannot be placed into a const data section and it is recommended to use the initialization function. + * + * \par Fixed-Point Behavior + * Care must be taken when using the fixed-point versions of the PID Controller functions. + * In particular, the overflow and saturation behavior of the accumulator used in each function must be considered. + * Refer to the function specific documentation below for usage guidelines. + */ + + /** + * @addtogroup PID + * @{ + */ + + /** + * @brief Process function for the floating-point PID Control. + * @param[in,out] S is an instance of the floating-point PID Control structure + * @param[in] in input sample to process + * @return out processed output sample. + */ + static __INLINE float32_t arm_pid_f32( + arm_pid_instance_f32 * S, + float32_t in) + { + float32_t out; + + /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2] */ + out = (S->A0 * in) + + (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]); + + /* Update state */ + S->state[1] = S->state[0]; + S->state[0] = in; + S->state[2] = out; + + /* return to application */ + return (out); + + } + + /** + * @brief Process function for the Q31 PID Control. + * @param[in,out] S points to an instance of the Q31 PID Control structure + * @param[in] in input sample to process + * @return out processed output sample. + * + * Scaling and Overflow Behavior: + * \par + * The function is implemented using an internal 64-bit accumulator. + * The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. + * Thus, if the accumulator result overflows it wraps around rather than clip. + * In order to avoid overflows completely the input signal must be scaled down by 2 bits as there are four additions. + * After all multiply-accumulates are performed, the 2.62 accumulator is truncated to 1.32 format and then saturated to 1.31 format. + */ + static __INLINE q31_t arm_pid_q31( + arm_pid_instance_q31 * S, + q31_t in) + { + q63_t acc; + q31_t out; + + /* acc = A0 * x[n] */ + acc = (q63_t) S->A0 * in; + + /* acc += A1 * x[n-1] */ + acc += (q63_t) S->A1 * S->state[0]; + + /* acc += A2 * x[n-2] */ + acc += (q63_t) S->A2 * S->state[1]; + + /* convert output to 1.31 format to add y[n-1] */ + out = (q31_t) (acc >> 31u); + + /* out += y[n-1] */ + out += S->state[2]; + + /* Update state */ + S->state[1] = S->state[0]; + S->state[0] = in; + S->state[2] = out; + + /* return to application */ + return (out); + } + + + /** + * @brief Process function for the Q15 PID Control. + * @param[in,out] S points to an instance of the Q15 PID Control structure + * @param[in] in input sample to process + * @return out processed output sample. + * + * Scaling and Overflow Behavior: + * \par + * The function is implemented using a 64-bit internal accumulator. + * Both Gains and state variables are represented in 1.15 format and multiplications yield a 2.30 result. + * The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. + * There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. + * After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits. + * Lastly, the accumulator is saturated to yield a result in 1.15 format. + */ + static __INLINE q15_t arm_pid_q15( + arm_pid_instance_q15 * S, + q15_t in) + { + q63_t acc; + q15_t out; + +#ifndef ARM_MATH_CM0_FAMILY + __SIMD32_TYPE *vstate; + + /* Implementation of PID controller */ + + /* acc = A0 * x[n] */ + acc = (q31_t) __SMUAD((uint32_t)S->A0, (uint32_t)in); + + /* acc += A1 * x[n-1] + A2 * x[n-2] */ + vstate = __SIMD32_CONST(S->state); + acc = (q63_t)__SMLALD((uint32_t)S->A1, (uint32_t)*vstate, (uint64_t)acc); +#else + /* acc = A0 * x[n] */ + acc = ((q31_t) S->A0) * in; + + /* acc += A1 * x[n-1] + A2 * x[n-2] */ + acc += (q31_t) S->A1 * S->state[0]; + acc += (q31_t) S->A2 * S->state[1]; +#endif + + /* acc += y[n-1] */ + acc += (q31_t) S->state[2] << 15; + + /* saturate the output */ + out = (q15_t) (__SSAT((acc >> 15), 16)); + + /* Update state */ + S->state[1] = S->state[0]; + S->state[0] = in; + S->state[2] = out; + + /* return to application */ + return (out); + } + + /** + * @} end of PID group + */ + + + /** + * @brief Floating-point matrix inverse. + * @param[in] src points to the instance of the input floating-point matrix structure. + * @param[out] dst points to the instance of the output floating-point matrix structure. + * @return The function returns ARM_MATH_SIZE_MISMATCH, if the dimensions do not match. + * If the input matrix is singular (does not have an inverse), then the algorithm terminates and returns error status ARM_MATH_SINGULAR. + */ + arm_status arm_mat_inverse_f32( + const arm_matrix_instance_f32 * src, + arm_matrix_instance_f32 * dst); + + + /** + * @brief Floating-point matrix inverse. + * @param[in] src points to the instance of the input floating-point matrix structure. + * @param[out] dst points to the instance of the output floating-point matrix structure. + * @return The function returns ARM_MATH_SIZE_MISMATCH, if the dimensions do not match. + * If the input matrix is singular (does not have an inverse), then the algorithm terminates and returns error status ARM_MATH_SINGULAR. + */ + arm_status arm_mat_inverse_f64( + const arm_matrix_instance_f64 * src, + arm_matrix_instance_f64 * dst); + + + + /** + * @ingroup groupController + */ + + /** + * @defgroup clarke Vector Clarke Transform + * Forward Clarke transform converts the instantaneous stator phases into a two-coordinate time invariant vector. + * Generally the Clarke transform uses three-phase currents Ia, Ib and Ic to calculate currents + * in the two-phase orthogonal stator axis Ialpha and Ibeta. + * When Ialpha is superposed with Ia as shown in the figure below + * \image html clarke.gif Stator current space vector and its components in (a,b). + * and Ia + Ib + Ic = 0, in this condition Ialpha and Ibeta + * can be calculated using only Ia and Ib. + * + * The function operates on a single sample of data and each call to the function returns the processed output. + * The library provides separate functions for Q31 and floating-point data types. + * \par Algorithm + * \image html clarkeFormula.gif + * where Ia and Ib are the instantaneous stator phases and + * pIalpha and pIbeta are the two coordinates of time invariant vector. + * \par Fixed-Point Behavior + * Care must be taken when using the Q31 version of the Clarke transform. + * In particular, the overflow and saturation behavior of the accumulator used must be considered. + * Refer to the function specific documentation below for usage guidelines. + */ + + /** + * @addtogroup clarke + * @{ + */ + + /** + * + * @brief Floating-point Clarke transform + * @param[in] Ia input three-phase coordinate a + * @param[in] Ib input three-phase coordinate b + * @param[out] pIalpha points to output two-phase orthogonal vector axis alpha + * @param[out] pIbeta points to output two-phase orthogonal vector axis beta + */ + static __INLINE void arm_clarke_f32( + float32_t Ia, + float32_t Ib, + float32_t * pIalpha, + float32_t * pIbeta) + { + /* Calculate pIalpha using the equation, pIalpha = Ia */ + *pIalpha = Ia; + + /* Calculate pIbeta using the equation, pIbeta = (1/sqrt(3)) * Ia + (2/sqrt(3)) * Ib */ + *pIbeta = ((float32_t) 0.57735026919 * Ia + (float32_t) 1.15470053838 * Ib); + } + + + /** + * @brief Clarke transform for Q31 version + * @param[in] Ia input three-phase coordinate a + * @param[in] Ib input three-phase coordinate b + * @param[out] pIalpha points to output two-phase orthogonal vector axis alpha + * @param[out] pIbeta points to output two-phase orthogonal vector axis beta + * + * Scaling and Overflow Behavior: + * \par + * The function is implemented using an internal 32-bit accumulator. + * The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. + * There is saturation on the addition, hence there is no risk of overflow. + */ + static __INLINE void arm_clarke_q31( + q31_t Ia, + q31_t Ib, + q31_t * pIalpha, + q31_t * pIbeta) + { + q31_t product1, product2; /* Temporary variables used to store intermediate results */ + + /* Calculating pIalpha from Ia by equation pIalpha = Ia */ + *pIalpha = Ia; + + /* Intermediate product is calculated by (1/(sqrt(3)) * Ia) */ + product1 = (q31_t) (((q63_t) Ia * 0x24F34E8B) >> 30); + + /* Intermediate product is calculated by (2/sqrt(3) * Ib) */ + product2 = (q31_t) (((q63_t) Ib * 0x49E69D16) >> 30); + + /* pIbeta is calculated by adding the intermediate products */ + *pIbeta = __QADD(product1, product2); + } + + /** + * @} end of clarke group + */ + + /** + * @brief Converts the elements of the Q7 vector to Q31 vector. + * @param[in] pSrc input pointer + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_q7_to_q31( + q7_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + + /** + * @ingroup groupController + */ + + /** + * @defgroup inv_clarke Vector Inverse Clarke Transform + * Inverse Clarke transform converts the two-coordinate time invariant vector into instantaneous stator phases. + * + * The function operates on a single sample of data and each call to the function returns the processed output. + * The library provides separate functions for Q31 and floating-point data types. + * \par Algorithm + * \image html clarkeInvFormula.gif + * where pIa and pIb are the instantaneous stator phases and + * Ialpha and Ibeta are the two coordinates of time invariant vector. + * \par Fixed-Point Behavior + * Care must be taken when using the Q31 version of the Clarke transform. + * In particular, the overflow and saturation behavior of the accumulator used must be considered. + * Refer to the function specific documentation below for usage guidelines. + */ + + /** + * @addtogroup inv_clarke + * @{ + */ + + /** + * @brief Floating-point Inverse Clarke transform + * @param[in] Ialpha input two-phase orthogonal vector axis alpha + * @param[in] Ibeta input two-phase orthogonal vector axis beta + * @param[out] pIa points to output three-phase coordinate a + * @param[out] pIb points to output three-phase coordinate b + */ + static __INLINE void arm_inv_clarke_f32( + float32_t Ialpha, + float32_t Ibeta, + float32_t * pIa, + float32_t * pIb) + { + /* Calculating pIa from Ialpha by equation pIa = Ialpha */ + *pIa = Ialpha; + + /* Calculating pIb from Ialpha and Ibeta by equation pIb = -(1/2) * Ialpha + (sqrt(3)/2) * Ibeta */ + *pIb = -0.5f * Ialpha + 0.8660254039f * Ibeta; + } + + + /** + * @brief Inverse Clarke transform for Q31 version + * @param[in] Ialpha input two-phase orthogonal vector axis alpha + * @param[in] Ibeta input two-phase orthogonal vector axis beta + * @param[out] pIa points to output three-phase coordinate a + * @param[out] pIb points to output three-phase coordinate b + * + * Scaling and Overflow Behavior: + * \par + * The function is implemented using an internal 32-bit accumulator. + * The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. + * There is saturation on the subtraction, hence there is no risk of overflow. + */ + static __INLINE void arm_inv_clarke_q31( + q31_t Ialpha, + q31_t Ibeta, + q31_t * pIa, + q31_t * pIb) + { + q31_t product1, product2; /* Temporary variables used to store intermediate results */ + + /* Calculating pIa from Ialpha by equation pIa = Ialpha */ + *pIa = Ialpha; + + /* Intermediate product is calculated by (1/(2*sqrt(3)) * Ia) */ + product1 = (q31_t) (((q63_t) (Ialpha) * (0x40000000)) >> 31); + + /* Intermediate product is calculated by (1/sqrt(3) * pIb) */ + product2 = (q31_t) (((q63_t) (Ibeta) * (0x6ED9EBA1)) >> 31); + + /* pIb is calculated by subtracting the products */ + *pIb = __QSUB(product2, product1); + } + + /** + * @} end of inv_clarke group + */ + + /** + * @brief Converts the elements of the Q7 vector to Q15 vector. + * @param[in] pSrc input pointer + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_q7_to_q15( + q7_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + + /** + * @ingroup groupController + */ + + /** + * @defgroup park Vector Park Transform + * + * Forward Park transform converts the input two-coordinate vector to flux and torque components. + * The Park transform can be used to realize the transformation of the Ialpha and the Ibeta currents + * from the stationary to the moving reference frame and control the spatial relationship between + * the stator vector current and rotor flux vector. + * If we consider the d axis aligned with the rotor flux, the diagram below shows the + * current vector and the relationship from the two reference frames: + * \image html park.gif "Stator current space vector and its component in (a,b) and in the d,q rotating reference frame" + * + * The function operates on a single sample of data and each call to the function returns the processed output. + * The library provides separate functions for Q31 and floating-point data types. + * \par Algorithm + * \image html parkFormula.gif + * where Ialpha and Ibeta are the stator vector components, + * pId and pIq are rotor vector components and cosVal and sinVal are the + * cosine and sine values of theta (rotor flux position). + * \par Fixed-Point Behavior + * Care must be taken when using the Q31 version of the Park transform. + * In particular, the overflow and saturation behavior of the accumulator used must be considered. + * Refer to the function specific documentation below for usage guidelines. + */ + + /** + * @addtogroup park + * @{ + */ + + /** + * @brief Floating-point Park transform + * @param[in] Ialpha input two-phase vector coordinate alpha + * @param[in] Ibeta input two-phase vector coordinate beta + * @param[out] pId points to output rotor reference frame d + * @param[out] pIq points to output rotor reference frame q + * @param[in] sinVal sine value of rotation angle theta + * @param[in] cosVal cosine value of rotation angle theta + * + * The function implements the forward Park transform. + * + */ + static __INLINE void arm_park_f32( + float32_t Ialpha, + float32_t Ibeta, + float32_t * pId, + float32_t * pIq, + float32_t sinVal, + float32_t cosVal) + { + /* Calculate pId using the equation, pId = Ialpha * cosVal + Ibeta * sinVal */ + *pId = Ialpha * cosVal + Ibeta * sinVal; + + /* Calculate pIq using the equation, pIq = - Ialpha * sinVal + Ibeta * cosVal */ + *pIq = -Ialpha * sinVal + Ibeta * cosVal; + } + + + /** + * @brief Park transform for Q31 version + * @param[in] Ialpha input two-phase vector coordinate alpha + * @param[in] Ibeta input two-phase vector coordinate beta + * @param[out] pId points to output rotor reference frame d + * @param[out] pIq points to output rotor reference frame q + * @param[in] sinVal sine value of rotation angle theta + * @param[in] cosVal cosine value of rotation angle theta + * + * Scaling and Overflow Behavior: + * \par + * The function is implemented using an internal 32-bit accumulator. + * The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. + * There is saturation on the addition and subtraction, hence there is no risk of overflow. + */ + static __INLINE void arm_park_q31( + q31_t Ialpha, + q31_t Ibeta, + q31_t * pId, + q31_t * pIq, + q31_t sinVal, + q31_t cosVal) + { + q31_t product1, product2; /* Temporary variables used to store intermediate results */ + q31_t product3, product4; /* Temporary variables used to store intermediate results */ + + /* Intermediate product is calculated by (Ialpha * cosVal) */ + product1 = (q31_t) (((q63_t) (Ialpha) * (cosVal)) >> 31); + + /* Intermediate product is calculated by (Ibeta * sinVal) */ + product2 = (q31_t) (((q63_t) (Ibeta) * (sinVal)) >> 31); + + + /* Intermediate product is calculated by (Ialpha * sinVal) */ + product3 = (q31_t) (((q63_t) (Ialpha) * (sinVal)) >> 31); + + /* Intermediate product is calculated by (Ibeta * cosVal) */ + product4 = (q31_t) (((q63_t) (Ibeta) * (cosVal)) >> 31); + + /* Calculate pId by adding the two intermediate products 1 and 2 */ + *pId = __QADD(product1, product2); + + /* Calculate pIq by subtracting the two intermediate products 3 from 4 */ + *pIq = __QSUB(product4, product3); + } + + /** + * @} end of park group + */ + + /** + * @brief Converts the elements of the Q7 vector to floating-point vector. + * @param[in] pSrc is input pointer + * @param[out] pDst is output pointer + * @param[in] blockSize is the number of samples to process + */ + void arm_q7_to_float( + q7_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @ingroup groupController + */ + + /** + * @defgroup inv_park Vector Inverse Park transform + * Inverse Park transform converts the input flux and torque components to two-coordinate vector. + * + * The function operates on a single sample of data and each call to the function returns the processed output. + * The library provides separate functions for Q31 and floating-point data types. + * \par Algorithm + * \image html parkInvFormula.gif + * where pIalpha and pIbeta are the stator vector components, + * Id and Iq are rotor vector components and cosVal and sinVal are the + * cosine and sine values of theta (rotor flux position). + * \par Fixed-Point Behavior + * Care must be taken when using the Q31 version of the Park transform. + * In particular, the overflow and saturation behavior of the accumulator used must be considered. + * Refer to the function specific documentation below for usage guidelines. + */ + + /** + * @addtogroup inv_park + * @{ + */ + + /** + * @brief Floating-point Inverse Park transform + * @param[in] Id input coordinate of rotor reference frame d + * @param[in] Iq input coordinate of rotor reference frame q + * @param[out] pIalpha points to output two-phase orthogonal vector axis alpha + * @param[out] pIbeta points to output two-phase orthogonal vector axis beta + * @param[in] sinVal sine value of rotation angle theta + * @param[in] cosVal cosine value of rotation angle theta + */ + static __INLINE void arm_inv_park_f32( + float32_t Id, + float32_t Iq, + float32_t * pIalpha, + float32_t * pIbeta, + float32_t sinVal, + float32_t cosVal) + { + /* Calculate pIalpha using the equation, pIalpha = Id * cosVal - Iq * sinVal */ + *pIalpha = Id * cosVal - Iq * sinVal; + + /* Calculate pIbeta using the equation, pIbeta = Id * sinVal + Iq * cosVal */ + *pIbeta = Id * sinVal + Iq * cosVal; + } + + + /** + * @brief Inverse Park transform for Q31 version + * @param[in] Id input coordinate of rotor reference frame d + * @param[in] Iq input coordinate of rotor reference frame q + * @param[out] pIalpha points to output two-phase orthogonal vector axis alpha + * @param[out] pIbeta points to output two-phase orthogonal vector axis beta + * @param[in] sinVal sine value of rotation angle theta + * @param[in] cosVal cosine value of rotation angle theta + * + * Scaling and Overflow Behavior: + * \par + * The function is implemented using an internal 32-bit accumulator. + * The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. + * There is saturation on the addition, hence there is no risk of overflow. + */ + static __INLINE void arm_inv_park_q31( + q31_t Id, + q31_t Iq, + q31_t * pIalpha, + q31_t * pIbeta, + q31_t sinVal, + q31_t cosVal) + { + q31_t product1, product2; /* Temporary variables used to store intermediate results */ + q31_t product3, product4; /* Temporary variables used to store intermediate results */ + + /* Intermediate product is calculated by (Id * cosVal) */ + product1 = (q31_t) (((q63_t) (Id) * (cosVal)) >> 31); + + /* Intermediate product is calculated by (Iq * sinVal) */ + product2 = (q31_t) (((q63_t) (Iq) * (sinVal)) >> 31); + + + /* Intermediate product is calculated by (Id * sinVal) */ + product3 = (q31_t) (((q63_t) (Id) * (sinVal)) >> 31); + + /* Intermediate product is calculated by (Iq * cosVal) */ + product4 = (q31_t) (((q63_t) (Iq) * (cosVal)) >> 31); + + /* Calculate pIalpha by using the two intermediate products 1 and 2 */ + *pIalpha = __QSUB(product1, product2); + + /* Calculate pIbeta by using the two intermediate products 3 and 4 */ + *pIbeta = __QADD(product4, product3); + } + + /** + * @} end of Inverse park group + */ + + + /** + * @brief Converts the elements of the Q31 vector to floating-point vector. + * @param[in] pSrc is input pointer + * @param[out] pDst is output pointer + * @param[in] blockSize is the number of samples to process + */ + void arm_q31_to_float( + q31_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + /** + * @ingroup groupInterpolation + */ + + /** + * @defgroup LinearInterpolate Linear Interpolation + * + * Linear interpolation is a method of curve fitting using linear polynomials. + * Linear interpolation works by effectively drawing a straight line between two neighboring samples and returning the appropriate point along that line + * + * \par + * \image html LinearInterp.gif "Linear interpolation" + * + * \par + * A Linear Interpolate function calculates an output value(y), for the input(x) + * using linear interpolation of the input values x0, x1( nearest input values) and the output values y0 and y1(nearest output values) + * + * \par Algorithm: + * 
+   *       y = y0 + (x - x0) * ((y1 - y0)/(x1-x0))
+   *       where x0, x1 are nearest values of input x
+   *             y0, y1 are nearest values to output y
+   *
+ * + * \par + * This set of functions implements Linear interpolation process + * for Q7, Q15, Q31, and floating-point data types. The functions operate on a single + * sample of data and each call to the function returns a single processed value. + * S points to an instance of the Linear Interpolate function data structure. + * x is the input sample value. The functions returns the output value. + * + * \par + * if x is outside of the table boundary, Linear interpolation returns first value of the table + * if x is below input range and returns last value of table if x is above range. + */ + + /** + * @addtogroup LinearInterpolate + * @{ + */ + + /** + * @brief Process function for the floating-point Linear Interpolation Function. + * @param[in,out] S is an instance of the floating-point Linear Interpolation structure + * @param[in] x input sample to process + * @return y processed output sample. + * + */ + static __INLINE float32_t arm_linear_interp_f32( + arm_linear_interp_instance_f32 * S, + float32_t x) + { + float32_t y; + float32_t x0, x1; /* Nearest input values */ + float32_t y0, y1; /* Nearest output values */ + float32_t xSpacing = S->xSpacing; /* spacing between input values */ + int32_t i; /* Index variable */ + float32_t *pYData = S->pYData; /* pointer to output table */ + + /* Calculation of index */ + i = (int32_t) ((x - S->x1) / xSpacing); + + if(i < 0) + { + /* Iniatilize output for below specified range as least output value of table */ + y = pYData[0]; + } + else if((uint32_t)i >= S->nValues) + { + /* Iniatilize output for above specified range as last output value of table */ + y = pYData[S->nValues - 1]; + } + else + { + /* Calculation of nearest input values */ + x0 = S->x1 + i * xSpacing; + x1 = S->x1 + (i + 1) * xSpacing; + + /* Read of nearest output values */ + y0 = pYData[i]; + y1 = pYData[i + 1]; + + /* Calculation of output */ + y = y0 + (x - x0) * ((y1 - y0) / (x1 - x0)); + + } + + /* returns output value */ + return (y); + } + + + /** + * + * @brief Process function for the Q31 Linear Interpolation Function. + * @param[in] pYData pointer to Q31 Linear Interpolation table + * @param[in] x input sample to process + * @param[in] nValues number of table values + * @return y processed output sample. + * + * \par + * Input sample x is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part. + * This function can support maximum of table size 2^12. + * + */ + static __INLINE q31_t arm_linear_interp_q31( + q31_t * pYData, + q31_t x, + uint32_t nValues) + { + q31_t y; /* output */ + q31_t y0, y1; /* Nearest output values */ + q31_t fract; /* fractional part */ + int32_t index; /* Index to read nearest output values */ + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + index = ((x & (q31_t)0xFFF00000) >> 20); + + if(index >= (int32_t)(nValues - 1)) + { + return (pYData[nValues - 1]); + } + else if(index < 0) + { + return (pYData[0]); + } + else + { + /* 20 bits for the fractional part */ + /* shift left by 11 to keep fract in 1.31 format */ + fract = (x & 0x000FFFFF) << 11; + + /* Read two nearest output values from the index in 1.31(q31) format */ + y0 = pYData[index]; + y1 = pYData[index + 1]; + + /* Calculation of y0 * (1-fract) and y is in 2.30 format */ + y = ((q31_t) ((q63_t) y0 * (0x7FFFFFFF - fract) >> 32)); + + /* Calculation of y0 * (1-fract) + y1 *fract and y is in 2.30 format */ + y += ((q31_t) (((q63_t) y1 * fract) >> 32)); + + /* Convert y to 1.31 format */ + return (y << 1u); + } + } + + + /** + * + * @brief Process function for the Q15 Linear Interpolation Function. + * @param[in] pYData pointer to Q15 Linear Interpolation table + * @param[in] x input sample to process + * @param[in] nValues number of table values + * @return y processed output sample. + * + * \par + * Input sample x is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part. + * This function can support maximum of table size 2^12. + * + */ + static __INLINE q15_t arm_linear_interp_q15( + q15_t * pYData, + q31_t x, + uint32_t nValues) + { + q63_t y; /* output */ + q15_t y0, y1; /* Nearest output values */ + q31_t fract; /* fractional part */ + int32_t index; /* Index to read nearest output values */ + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + index = ((x & (int32_t)0xFFF00000) >> 20); + + if(index >= (int32_t)(nValues - 1)) + { + return (pYData[nValues - 1]); + } + else if(index < 0) + { + return (pYData[0]); + } + else + { + /* 20 bits for the fractional part */ + /* fract is in 12.20 format */ + fract = (x & 0x000FFFFF); + + /* Read two nearest output values from the index */ + y0 = pYData[index]; + y1 = pYData[index + 1]; + + /* Calculation of y0 * (1-fract) and y is in 13.35 format */ + y = ((q63_t) y0 * (0xFFFFF - fract)); + + /* Calculation of (y0 * (1-fract) + y1 * fract) and y is in 13.35 format */ + y += ((q63_t) y1 * (fract)); + + /* convert y to 1.15 format */ + return (q15_t) (y >> 20); + } + } + + + /** + * + * @brief Process function for the Q7 Linear Interpolation Function. + * @param[in] pYData pointer to Q7 Linear Interpolation table + * @param[in] x input sample to process + * @param[in] nValues number of table values + * @return y processed output sample. + * + * \par + * Input sample x is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part. + * This function can support maximum of table size 2^12. + */ + static __INLINE q7_t arm_linear_interp_q7( + q7_t * pYData, + q31_t x, + uint32_t nValues) + { + q31_t y; /* output */ + q7_t y0, y1; /* Nearest output values */ + q31_t fract; /* fractional part */ + uint32_t index; /* Index to read nearest output values */ + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + if (x < 0) + { + return (pYData[0]); + } + index = (x >> 20) & 0xfff; + + if(index >= (nValues - 1)) + { + return (pYData[nValues - 1]); + } + else + { + /* 20 bits for the fractional part */ + /* fract is in 12.20 format */ + fract = (x & 0x000FFFFF); + + /* Read two nearest output values from the index and are in 1.7(q7) format */ + y0 = pYData[index]; + y1 = pYData[index + 1]; + + /* Calculation of y0 * (1-fract ) and y is in 13.27(q27) format */ + y = ((y0 * (0xFFFFF - fract))); + + /* Calculation of y1 * fract + y0 * (1-fract) and y is in 13.27(q27) format */ + y += (y1 * fract); + + /* convert y to 1.7(q7) format */ + return (q7_t) (y >> 20); + } + } + + /** + * @} end of LinearInterpolate group + */ + + /** + * @brief Fast approximation to the trigonometric sine function for floating-point data. + * @param[in] x input value in radians. + * @return sin(x). + */ + float32_t arm_sin_f32( + float32_t x); + + + /** + * @brief Fast approximation to the trigonometric sine function for Q31 data. + * @param[in] x Scaled input value in radians. + * @return sin(x). + */ + q31_t arm_sin_q31( + q31_t x); + + + /** + * @brief Fast approximation to the trigonometric sine function for Q15 data. + * @param[in] x Scaled input value in radians. + * @return sin(x). + */ + q15_t arm_sin_q15( + q15_t x); + + + /** + * @brief Fast approximation to the trigonometric cosine function for floating-point data. + * @param[in] x input value in radians. + * @return cos(x). + */ + float32_t arm_cos_f32( + float32_t x); + + + /** + * @brief Fast approximation to the trigonometric cosine function for Q31 data. + * @param[in] x Scaled input value in radians. + * @return cos(x). + */ + q31_t arm_cos_q31( + q31_t x); + + + /** + * @brief Fast approximation to the trigonometric cosine function for Q15 data. + * @param[in] x Scaled input value in radians. + * @return cos(x). + */ + q15_t arm_cos_q15( + q15_t x); + + + /** + * @ingroup groupFastMath + */ + + + /** + * @defgroup SQRT Square Root + * + * Computes the square root of a number. + * There are separate functions for Q15, Q31, and floating-point data types. + * The square root function is computed using the Newton-Raphson algorithm. + * This is an iterative algorithm of the form: + * 
+   *      x1 = x0 - f(x0)/f'(x0)
+   *
+ * where x1 is the current estimate, + * x0 is the previous estimate, and + * f'(x0) is the derivative of f() evaluated at x0. + * For the square root function, the algorithm reduces to: + * 
+   *     x0 = in/2                         [initial guess]
+   *     x1 = 1/2 * ( x0 + in / x0)        [each iteration]
+   *
+ */ + + + /** + * @addtogroup SQRT + * @{ + */ + + /** + * @brief Floating-point square root function. + * @param[in] in input value. + * @param[out] pOut square root of input value. + * @return The function returns ARM_MATH_SUCCESS if input value is positive value or ARM_MATH_ARGUMENT_ERROR if + * in is negative value and returns zero output for negative values. + */ + static __INLINE arm_status arm_sqrt_f32( + float32_t in, + float32_t * pOut) + { + if(in >= 0.0f) + { + +#if (__FPU_USED == 1) && defined ( __CC_ARM ) + *pOut = __sqrtf(in); +#elif (__FPU_USED == 1) && (defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)) + *pOut = __builtin_sqrtf(in); +#elif (__FPU_USED == 1) && defined(__GNUC__) + *pOut = __builtin_sqrtf(in); +#elif (__FPU_USED == 1) && defined ( __ICCARM__ ) && (__VER__ >= 6040000) + __ASM("VSQRT.F32 %0,%1" : "=t"(*pOut) : "t"(in)); +#else + *pOut = sqrtf(in); +#endif + + return (ARM_MATH_SUCCESS); + } + else + { + *pOut = 0.0f; + return (ARM_MATH_ARGUMENT_ERROR); + } + } + + + /** + * @brief Q31 square root function. + * @param[in] in input value. The range of the input value is [0 +1) or 0x00000000 to 0x7FFFFFFF. + * @param[out] pOut square root of input value. + * @return The function returns ARM_MATH_SUCCESS if input value is positive value or ARM_MATH_ARGUMENT_ERROR if + * in is negative value and returns zero output for negative values. + */ + arm_status arm_sqrt_q31( + q31_t in, + q31_t * pOut); + + + /** + * @brief Q15 square root function. + * @param[in] in input value. The range of the input value is [0 +1) or 0x0000 to 0x7FFF. + * @param[out] pOut square root of input value. + * @return The function returns ARM_MATH_SUCCESS if input value is positive value or ARM_MATH_ARGUMENT_ERROR if + * in is negative value and returns zero output for negative values. + */ + arm_status arm_sqrt_q15( + q15_t in, + q15_t * pOut); + + /** + * @} end of SQRT group + */ + + + /** + * @brief floating-point Circular write function. + */ + static __INLINE void arm_circularWrite_f32( + int32_t * circBuffer, + int32_t L, + uint16_t * writeOffset, + int32_t bufferInc, + const int32_t * src, + int32_t srcInc, + uint32_t blockSize) + { + uint32_t i = 0u; + int32_t wOffset; + + /* Copy the value of Index pointer that points + * to the current location where the input samples to be copied */ + wOffset = *writeOffset; + + /* Loop over the blockSize */ + i = blockSize; + + while(i > 0u) + { + /* copy the input sample to the circular buffer */ + circBuffer[wOffset] = *src; + + /* Update the input pointer */ + src += srcInc; + + /* Circularly update wOffset. Watch out for positive and negative value */ + wOffset += bufferInc; + if(wOffset >= L) + wOffset -= L; + + /* Decrement the loop counter */ + i--; + } + + /* Update the index pointer */ + *writeOffset = (uint16_t)wOffset; + } + + + + /** + * @brief floating-point Circular Read function. + */ + static __INLINE void arm_circularRead_f32( + int32_t * circBuffer, + int32_t L, + int32_t * readOffset, + int32_t bufferInc, + int32_t * dst, + int32_t * dst_base, + int32_t dst_length, + int32_t dstInc, + uint32_t blockSize) + { + uint32_t i = 0u; + int32_t rOffset, dst_end; + + /* Copy the value of Index pointer that points + * to the current location from where the input samples to be read */ + rOffset = *readOffset; + dst_end = (int32_t) (dst_base + dst_length); + + /* Loop over the blockSize */ + i = blockSize; + + while(i > 0u) + { + /* copy the sample from the circular buffer to the destination buffer */ + *dst = circBuffer[rOffset]; + + /* Update the input pointer */ + dst += dstInc; + + if(dst == (int32_t *) dst_end) + { + dst = dst_base; + } + + /* Circularly update rOffset. Watch out for positive and negative value */ + rOffset += bufferInc; + + if(rOffset >= L) + { + rOffset -= L; + } + + /* Decrement the loop counter */ + i--; + } + + /* Update the index pointer */ + *readOffset = rOffset; + } + + + /** + * @brief Q15 Circular write function. + */ + static __INLINE void arm_circularWrite_q15( + q15_t * circBuffer, + int32_t L, + uint16_t * writeOffset, + int32_t bufferInc, + const q15_t * src, + int32_t srcInc, + uint32_t blockSize) + { + uint32_t i = 0u; + int32_t wOffset; + + /* Copy the value of Index pointer that points + * to the current location where the input samples to be copied */ + wOffset = *writeOffset; + + /* Loop over the blockSize */ + i = blockSize; + + while(i > 0u) + { + /* copy the input sample to the circular buffer */ + circBuffer[wOffset] = *src; + + /* Update the input pointer */ + src += srcInc; + + /* Circularly update wOffset. Watch out for positive and negative value */ + wOffset += bufferInc; + if(wOffset >= L) + wOffset -= L; + + /* Decrement the loop counter */ + i--; + } + + /* Update the index pointer */ + *writeOffset = (uint16_t)wOffset; + } + + + /** + * @brief Q15 Circular Read function. + */ + static __INLINE void arm_circularRead_q15( + q15_t * circBuffer, + int32_t L, + int32_t * readOffset, + int32_t bufferInc, + q15_t * dst, + q15_t * dst_base, + int32_t dst_length, + int32_t dstInc, + uint32_t blockSize) + { + uint32_t i = 0; + int32_t rOffset, dst_end; + + /* Copy the value of Index pointer that points + * to the current location from where the input samples to be read */ + rOffset = *readOffset; + + dst_end = (int32_t) (dst_base + dst_length); + + /* Loop over the blockSize */ + i = blockSize; + + while(i > 0u) + { + /* copy the sample from the circular buffer to the destination buffer */ + *dst = circBuffer[rOffset]; + + /* Update the input pointer */ + dst += dstInc; + + if(dst == (q15_t *) dst_end) + { + dst = dst_base; + } + + /* Circularly update wOffset. Watch out for positive and negative value */ + rOffset += bufferInc; + + if(rOffset >= L) + { + rOffset -= L; + } + + /* Decrement the loop counter */ + i--; + } + + /* Update the index pointer */ + *readOffset = rOffset; + } + + + /** + * @brief Q7 Circular write function. + */ + static __INLINE void arm_circularWrite_q7( + q7_t * circBuffer, + int32_t L, + uint16_t * writeOffset, + int32_t bufferInc, + const q7_t * src, + int32_t srcInc, + uint32_t blockSize) + { + uint32_t i = 0u; + int32_t wOffset; + + /* Copy the value of Index pointer that points + * to the current location where the input samples to be copied */ + wOffset = *writeOffset; + + /* Loop over the blockSize */ + i = blockSize; + + while(i > 0u) + { + /* copy the input sample to the circular buffer */ + circBuffer[wOffset] = *src; + + /* Update the input pointer */ + src += srcInc; + + /* Circularly update wOffset. Watch out for positive and negative value */ + wOffset += bufferInc; + if(wOffset >= L) + wOffset -= L; + + /* Decrement the loop counter */ + i--; + } + + /* Update the index pointer */ + *writeOffset = (uint16_t)wOffset; + } + + + /** + * @brief Q7 Circular Read function. + */ + static __INLINE void arm_circularRead_q7( + q7_t * circBuffer, + int32_t L, + int32_t * readOffset, + int32_t bufferInc, + q7_t * dst, + q7_t * dst_base, + int32_t dst_length, + int32_t dstInc, + uint32_t blockSize) + { + uint32_t i = 0; + int32_t rOffset, dst_end; + + /* Copy the value of Index pointer that points + * to the current location from where the input samples to be read */ + rOffset = *readOffset; + + dst_end = (int32_t) (dst_base + dst_length); + + /* Loop over the blockSize */ + i = blockSize; + + while(i > 0u) + { + /* copy the sample from the circular buffer to the destination buffer */ + *dst = circBuffer[rOffset]; + + /* Update the input pointer */ + dst += dstInc; + + if(dst == (q7_t *) dst_end) + { + dst = dst_base; + } + + /* Circularly update rOffset. Watch out for positive and negative value */ + rOffset += bufferInc; + + if(rOffset >= L) + { + rOffset -= L; + } + + /* Decrement the loop counter */ + i--; + } + + /* Update the index pointer */ + *readOffset = rOffset; + } + + + /** + * @brief Sum of the squares of the elements of a Q31 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_power_q31( + q31_t * pSrc, + uint32_t blockSize, + q63_t * pResult); + + + /** + * @brief Sum of the squares of the elements of a floating-point vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_power_f32( + float32_t * pSrc, + uint32_t blockSize, + float32_t * pResult); + + + /** + * @brief Sum of the squares of the elements of a Q15 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_power_q15( + q15_t * pSrc, + uint32_t blockSize, + q63_t * pResult); + + + /** + * @brief Sum of the squares of the elements of a Q7 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_power_q7( + q7_t * pSrc, + uint32_t blockSize, + q31_t * pResult); + + + /** + * @brief Mean value of a Q7 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_mean_q7( + q7_t * pSrc, + uint32_t blockSize, + q7_t * pResult); + + + /** + * @brief Mean value of a Q15 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_mean_q15( + q15_t * pSrc, + uint32_t blockSize, + q15_t * pResult); + + + /** + * @brief Mean value of a Q31 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_mean_q31( + q31_t * pSrc, + uint32_t blockSize, + q31_t * pResult); + + + /** + * @brief Mean value of a floating-point vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_mean_f32( + float32_t * pSrc, + uint32_t blockSize, + float32_t * pResult); + + + /** + * @brief Variance of the elements of a floating-point vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_var_f32( + float32_t * pSrc, + uint32_t blockSize, + float32_t * pResult); + + + /** + * @brief Variance of the elements of a Q31 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_var_q31( + q31_t * pSrc, + uint32_t blockSize, + q31_t * pResult); + + + /** + * @brief Variance of the elements of a Q15 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_var_q15( + q15_t * pSrc, + uint32_t blockSize, + q15_t * pResult); + + + /** + * @brief Root Mean Square of the elements of a floating-point vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_rms_f32( + float32_t * pSrc, + uint32_t blockSize, + float32_t * pResult); + + + /** + * @brief Root Mean Square of the elements of a Q31 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_rms_q31( + q31_t * pSrc, + uint32_t blockSize, + q31_t * pResult); + + + /** + * @brief Root Mean Square of the elements of a Q15 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_rms_q15( + q15_t * pSrc, + uint32_t blockSize, + q15_t * pResult); + + + /** + * @brief Standard deviation of the elements of a floating-point vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_std_f32( + float32_t * pSrc, + uint32_t blockSize, + float32_t * pResult); + + + /** + * @brief Standard deviation of the elements of a Q31 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_std_q31( + q31_t * pSrc, + uint32_t blockSize, + q31_t * pResult); + + + /** + * @brief Standard deviation of the elements of a Q15 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_std_q15( + q15_t * pSrc, + uint32_t blockSize, + q15_t * pResult); + + + /** + * @brief Floating-point complex magnitude + * @param[in] pSrc points to the complex input vector + * @param[out] pDst points to the real output vector + * @param[in] numSamples number of complex samples in the input vector + */ + void arm_cmplx_mag_f32( + float32_t * pSrc, + float32_t * pDst, + uint32_t numSamples); + + + /** + * @brief Q31 complex magnitude + * @param[in] pSrc points to the complex input vector + * @param[out] pDst points to the real output vector + * @param[in] numSamples number of complex samples in the input vector + */ + void arm_cmplx_mag_q31( + q31_t * pSrc, + q31_t * pDst, + uint32_t numSamples); + + + /** + * @brief Q15 complex magnitude + * @param[in] pSrc points to the complex input vector + * @param[out] pDst points to the real output vector + * @param[in] numSamples number of complex samples in the input vector + */ + void arm_cmplx_mag_q15( + q15_t * pSrc, + q15_t * pDst, + uint32_t numSamples); + + + /** + * @brief Q15 complex dot product + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[in] numSamples number of complex samples in each vector + * @param[out] realResult real part of the result returned here + * @param[out] imagResult imaginary part of the result returned here + */ + void arm_cmplx_dot_prod_q15( + q15_t * pSrcA, + q15_t * pSrcB, + uint32_t numSamples, + q31_t * realResult, + q31_t * imagResult); + + + /** + * @brief Q31 complex dot product + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[in] numSamples number of complex samples in each vector + * @param[out] realResult real part of the result returned here + * @param[out] imagResult imaginary part of the result returned here + */ + void arm_cmplx_dot_prod_q31( + q31_t * pSrcA, + q31_t * pSrcB, + uint32_t numSamples, + q63_t * realResult, + q63_t * imagResult); + + + /** + * @brief Floating-point complex dot product + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[in] numSamples number of complex samples in each vector + * @param[out] realResult real part of the result returned here + * @param[out] imagResult imaginary part of the result returned here + */ + void arm_cmplx_dot_prod_f32( + float32_t * pSrcA, + float32_t * pSrcB, + uint32_t numSamples, + float32_t * realResult, + float32_t * imagResult); + + + /** + * @brief Q15 complex-by-real multiplication + * @param[in] pSrcCmplx points to the complex input vector + * @param[in] pSrcReal points to the real input vector + * @param[out] pCmplxDst points to the complex output vector + * @param[in] numSamples number of samples in each vector + */ + void arm_cmplx_mult_real_q15( + q15_t * pSrcCmplx, + q15_t * pSrcReal, + q15_t * pCmplxDst, + uint32_t numSamples); + + + /** + * @brief Q31 complex-by-real multiplication + * @param[in] pSrcCmplx points to the complex input vector + * @param[in] pSrcReal points to the real input vector + * @param[out] pCmplxDst points to the complex output vector + * @param[in] numSamples number of samples in each vector + */ + void arm_cmplx_mult_real_q31( + q31_t * pSrcCmplx, + q31_t * pSrcReal, + q31_t * pCmplxDst, + uint32_t numSamples); + + + /** + * @brief Floating-point complex-by-real multiplication + * @param[in] pSrcCmplx points to the complex input vector + * @param[in] pSrcReal points to the real input vector + * @param[out] pCmplxDst points to the complex output vector + * @param[in] numSamples number of samples in each vector + */ + void arm_cmplx_mult_real_f32( + float32_t * pSrcCmplx, + float32_t * pSrcReal, + float32_t * pCmplxDst, + uint32_t numSamples); + + + /** + * @brief Minimum value of a Q7 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] result is output pointer + * @param[in] index is the array index of the minimum value in the input buffer. + */ + void arm_min_q7( + q7_t * pSrc, + uint32_t blockSize, + q7_t * result, + uint32_t * index); + + + /** + * @brief Minimum value of a Q15 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output pointer + * @param[in] pIndex is the array index of the minimum value in the input buffer. + */ + void arm_min_q15( + q15_t * pSrc, + uint32_t blockSize, + q15_t * pResult, + uint32_t * pIndex); + + + /** + * @brief Minimum value of a Q31 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output pointer + * @param[out] pIndex is the array index of the minimum value in the input buffer. + */ + void arm_min_q31( + q31_t * pSrc, + uint32_t blockSize, + q31_t * pResult, + uint32_t * pIndex); + + + /** + * @brief Minimum value of a floating-point vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output pointer + * @param[out] pIndex is the array index of the minimum value in the input buffer. + */ + void arm_min_f32( + float32_t * pSrc, + uint32_t blockSize, + float32_t * pResult, + uint32_t * pIndex); + + +/** + * @brief Maximum value of a Q7 vector. + * @param[in] pSrc points to the input buffer + * @param[in] blockSize length of the input vector + * @param[out] pResult maximum value returned here + * @param[out] pIndex index of maximum value returned here + */ + void arm_max_q7( + q7_t * pSrc, + uint32_t blockSize, + q7_t * pResult, + uint32_t * pIndex); + + +/** + * @brief Maximum value of a Q15 vector. + * @param[in] pSrc points to the input buffer + * @param[in] blockSize length of the input vector + * @param[out] pResult maximum value returned here + * @param[out] pIndex index of maximum value returned here + */ + void arm_max_q15( + q15_t * pSrc, + uint32_t blockSize, + q15_t * pResult, + uint32_t * pIndex); + + +/** + * @brief Maximum value of a Q31 vector. + * @param[in] pSrc points to the input buffer + * @param[in] blockSize length of the input vector + * @param[out] pResult maximum value returned here + * @param[out] pIndex index of maximum value returned here + */ + void arm_max_q31( + q31_t * pSrc, + uint32_t blockSize, + q31_t * pResult, + uint32_t * pIndex); + + +/** + * @brief Maximum value of a floating-point vector. + * @param[in] pSrc points to the input buffer + * @param[in] blockSize length of the input vector + * @param[out] pResult maximum value returned here + * @param[out] pIndex index of maximum value returned here + */ + void arm_max_f32( + float32_t * pSrc, + uint32_t blockSize, + float32_t * pResult, + uint32_t * pIndex); + + + /** + * @brief Q15 complex-by-complex multiplication + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] numSamples number of complex samples in each vector + */ + void arm_cmplx_mult_cmplx_q15( + q15_t * pSrcA, + q15_t * pSrcB, + q15_t * pDst, + uint32_t numSamples); + + + /** + * @brief Q31 complex-by-complex multiplication + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] numSamples number of complex samples in each vector + */ + void arm_cmplx_mult_cmplx_q31( + q31_t * pSrcA, + q31_t * pSrcB, + q31_t * pDst, + uint32_t numSamples); + + + /** + * @brief Floating-point complex-by-complex multiplication + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] numSamples number of complex samples in each vector + */ + void arm_cmplx_mult_cmplx_f32( + float32_t * pSrcA, + float32_t * pSrcB, + float32_t * pDst, + uint32_t numSamples); + + + /** + * @brief Converts the elements of the floating-point vector to Q31 vector. + * @param[in] pSrc points to the floating-point input vector + * @param[out] pDst points to the Q31 output vector + * @param[in] blockSize length of the input vector + */ + void arm_float_to_q31( + float32_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Converts the elements of the floating-point vector to Q15 vector. + * @param[in] pSrc points to the floating-point input vector + * @param[out] pDst points to the Q15 output vector + * @param[in] blockSize length of the input vector + */ + void arm_float_to_q15( + float32_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Converts the elements of the floating-point vector to Q7 vector. + * @param[in] pSrc points to the floating-point input vector + * @param[out] pDst points to the Q7 output vector + * @param[in] blockSize length of the input vector + */ + void arm_float_to_q7( + float32_t * pSrc, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Converts the elements of the Q31 vector to Q15 vector. + * @param[in] pSrc is input pointer + * @param[out] pDst is output pointer + * @param[in] blockSize is the number of samples to process + */ + void arm_q31_to_q15( + q31_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Converts the elements of the Q31 vector to Q7 vector. + * @param[in] pSrc is input pointer + * @param[out] pDst is output pointer + * @param[in] blockSize is the number of samples to process + */ + void arm_q31_to_q7( + q31_t * pSrc, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Converts the elements of the Q15 vector to floating-point vector. + * @param[in] pSrc is input pointer + * @param[out] pDst is output pointer + * @param[in] blockSize is the number of samples to process + */ + void arm_q15_to_float( + q15_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Converts the elements of the Q15 vector to Q31 vector. + * @param[in] pSrc is input pointer + * @param[out] pDst is output pointer + * @param[in] blockSize is the number of samples to process + */ + void arm_q15_to_q31( + q15_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Converts the elements of the Q15 vector to Q7 vector. + * @param[in] pSrc is input pointer + * @param[out] pDst is output pointer + * @param[in] blockSize is the number of samples to process + */ + void arm_q15_to_q7( + q15_t * pSrc, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @ingroup groupInterpolation + */ + + /** + * @defgroup BilinearInterpolate Bilinear Interpolation + * + * Bilinear interpolation is an extension of linear interpolation applied to a two dimensional grid. + * The underlying function f(x, y) is sampled on a regular grid and the interpolation process + * determines values between the grid points. + * Bilinear interpolation is equivalent to two step linear interpolation, first in the x-dimension and then in the y-dimension. + * Bilinear interpolation is often used in image processing to rescale images. + * The CMSIS DSP library provides bilinear interpolation functions for Q7, Q15, Q31, and floating-point data types. + * + * Algorithm + * \par + * The instance structure used by the bilinear interpolation functions describes a two dimensional data table. + * For floating-point, the instance structure is defined as: + * 
+   *   typedef struct
+   *   {
+   *     uint16_t numRows;
+   *     uint16_t numCols;
+   *     float32_t *pData;
+   * } arm_bilinear_interp_instance_f32;
+   *
+ * + * \par + * where numRows specifies the number of rows in the table; + * numCols specifies the number of columns in the table; + * and pData points to an array of size numRows*numCols values. + * The data table pTable is organized in row order and the supplied data values fall on integer indexes. + * That is, table element (x,y) is located at pTable[x + y*numCols] where x and y are integers. + * + * \par + * Let (x, y) specify the desired interpolation point. Then define: + * 
+   *     XF = floor(x)
+   *     YF = floor(y)
+   *
+ * \par + * The interpolated output point is computed as: + * 
+   *  f(x, y) = f(XF, YF) * (1-(x-XF)) * (1-(y-YF))
+   *           + f(XF+1, YF) * (x-XF)*(1-(y-YF))
+   *           + f(XF, YF+1) * (1-(x-XF))*(y-YF)
+   *           + f(XF+1, YF+1) * (x-XF)*(y-YF)
+   *
+ * Note that the coordinates (x, y) contain integer and fractional components. + * The integer components specify which portion of the table to use while the + * fractional components control the interpolation processor. + * + * \par + * if (x,y) are outside of the table boundary, Bilinear interpolation returns zero output. + */ + + /** + * @addtogroup BilinearInterpolate + * @{ + */ + + + /** + * + * @brief Floating-point bilinear interpolation. + * @param[in,out] S points to an instance of the interpolation structure. + * @param[in] X interpolation coordinate. + * @param[in] Y interpolation coordinate. + * @return out interpolated value. + */ + static __INLINE float32_t arm_bilinear_interp_f32( + const arm_bilinear_interp_instance_f32 * S, + float32_t X, + float32_t Y) + { + float32_t out; + float32_t f00, f01, f10, f11; + float32_t *pData = S->pData; + int32_t xIndex, yIndex, index; + float32_t xdiff, ydiff; + float32_t b1, b2, b3, b4; + + xIndex = (int32_t) X; + yIndex = (int32_t) Y; + + /* Care taken for table outside boundary */ + /* Returns zero output when values are outside table boundary */ + if(xIndex < 0 || xIndex > (S->numRows - 1) || yIndex < 0 || yIndex > (S->numCols - 1)) + { + return (0); + } + + /* Calculation of index for two nearest points in X-direction */ + index = (xIndex - 1) + (yIndex - 1) * S->numCols; + + + /* Read two nearest points in X-direction */ + f00 = pData[index]; + f01 = pData[index + 1]; + + /* Calculation of index for two nearest points in Y-direction */ + index = (xIndex - 1) + (yIndex) * S->numCols; + + + /* Read two nearest points in Y-direction */ + f10 = pData[index]; + f11 = pData[index + 1]; + + /* Calculation of intermediate values */ + b1 = f00; + b2 = f01 - f00; + b3 = f10 - f00; + b4 = f00 - f01 - f10 + f11; + + /* Calculation of fractional part in X */ + xdiff = X - xIndex; + + /* Calculation of fractional part in Y */ + ydiff = Y - yIndex; + + /* Calculation of bi-linear interpolated output */ + out = b1 + b2 * xdiff + b3 * ydiff + b4 * xdiff * ydiff; + + /* return to application */ + return (out); + } + + + /** + * + * @brief Q31 bilinear interpolation. + * @param[in,out] S points to an instance of the interpolation structure. + * @param[in] X interpolation coordinate in 12.20 format. + * @param[in] Y interpolation coordinate in 12.20 format. + * @return out interpolated value. + */ + static __INLINE q31_t arm_bilinear_interp_q31( + arm_bilinear_interp_instance_q31 * S, + q31_t X, + q31_t Y) + { + q31_t out; /* Temporary output */ + q31_t acc = 0; /* output */ + q31_t xfract, yfract; /* X, Y fractional parts */ + q31_t x1, x2, y1, y2; /* Nearest output values */ + int32_t rI, cI; /* Row and column indices */ + q31_t *pYData = S->pData; /* pointer to output table values */ + uint32_t nCols = S->numCols; /* num of rows */ + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + rI = ((X & (q31_t)0xFFF00000) >> 20); + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + cI = ((Y & (q31_t)0xFFF00000) >> 20); + + /* Care taken for table outside boundary */ + /* Returns zero output when values are outside table boundary */ + if(rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1)) + { + return (0); + } + + /* 20 bits for the fractional part */ + /* shift left xfract by 11 to keep 1.31 format */ + xfract = (X & 0x000FFFFF) << 11u; + + /* Read two nearest output values from the index */ + x1 = pYData[(rI) + (int32_t)nCols * (cI) ]; + x2 = pYData[(rI) + (int32_t)nCols * (cI) + 1]; + + /* 20 bits for the fractional part */ + /* shift left yfract by 11 to keep 1.31 format */ + yfract = (Y & 0x000FFFFF) << 11u; + + /* Read two nearest output values from the index */ + y1 = pYData[(rI) + (int32_t)nCols * (cI + 1) ]; + y2 = pYData[(rI) + (int32_t)nCols * (cI + 1) + 1]; + + /* Calculation of x1 * (1-xfract ) * (1-yfract) and acc is in 3.29(q29) format */ + out = ((q31_t) (((q63_t) x1 * (0x7FFFFFFF - xfract)) >> 32)); + acc = ((q31_t) (((q63_t) out * (0x7FFFFFFF - yfract)) >> 32)); + + /* x2 * (xfract) * (1-yfract) in 3.29(q29) and adding to acc */ + out = ((q31_t) ((q63_t) x2 * (0x7FFFFFFF - yfract) >> 32)); + acc += ((q31_t) ((q63_t) out * (xfract) >> 32)); + + /* y1 * (1 - xfract) * (yfract) in 3.29(q29) and adding to acc */ + out = ((q31_t) ((q63_t) y1 * (0x7FFFFFFF - xfract) >> 32)); + acc += ((q31_t) ((q63_t) out * (yfract) >> 32)); + + /* y2 * (xfract) * (yfract) in 3.29(q29) and adding to acc */ + out = ((q31_t) ((q63_t) y2 * (xfract) >> 32)); + acc += ((q31_t) ((q63_t) out * (yfract) >> 32)); + + /* Convert acc to 1.31(q31) format */ + return ((q31_t)(acc << 2)); + } + + + /** + * @brief Q15 bilinear interpolation. + * @param[in,out] S points to an instance of the interpolation structure. + * @param[in] X interpolation coordinate in 12.20 format. + * @param[in] Y interpolation coordinate in 12.20 format. + * @return out interpolated value. + */ + static __INLINE q15_t arm_bilinear_interp_q15( + arm_bilinear_interp_instance_q15 * S, + q31_t X, + q31_t Y) + { + q63_t acc = 0; /* output */ + q31_t out; /* Temporary output */ + q15_t x1, x2, y1, y2; /* Nearest output values */ + q31_t xfract, yfract; /* X, Y fractional parts */ + int32_t rI, cI; /* Row and column indices */ + q15_t *pYData = S->pData; /* pointer to output table values */ + uint32_t nCols = S->numCols; /* num of rows */ + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + rI = ((X & (q31_t)0xFFF00000) >> 20); + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + cI = ((Y & (q31_t)0xFFF00000) >> 20); + + /* Care taken for table outside boundary */ + /* Returns zero output when values are outside table boundary */ + if(rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1)) + { + return (0); + } + + /* 20 bits for the fractional part */ + /* xfract should be in 12.20 format */ + xfract = (X & 0x000FFFFF); + + /* Read two nearest output values from the index */ + x1 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI) ]; + x2 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI) + 1]; + + /* 20 bits for the fractional part */ + /* yfract should be in 12.20 format */ + yfract = (Y & 0x000FFFFF); + + /* Read two nearest output values from the index */ + y1 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI + 1) ]; + y2 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI + 1) + 1]; + + /* Calculation of x1 * (1-xfract ) * (1-yfract) and acc is in 13.51 format */ + + /* x1 is in 1.15(q15), xfract in 12.20 format and out is in 13.35 format */ + /* convert 13.35 to 13.31 by right shifting and out is in 1.31 */ + out = (q31_t) (((q63_t) x1 * (0xFFFFF - xfract)) >> 4u); + acc = ((q63_t) out * (0xFFFFF - yfract)); + + /* x2 * (xfract) * (1-yfract) in 1.51 and adding to acc */ + out = (q31_t) (((q63_t) x2 * (0xFFFFF - yfract)) >> 4u); + acc += ((q63_t) out * (xfract)); + + /* y1 * (1 - xfract) * (yfract) in 1.51 and adding to acc */ + out = (q31_t) (((q63_t) y1 * (0xFFFFF - xfract)) >> 4u); + acc += ((q63_t) out * (yfract)); + + /* y2 * (xfract) * (yfract) in 1.51 and adding to acc */ + out = (q31_t) (((q63_t) y2 * (xfract)) >> 4u); + acc += ((q63_t) out * (yfract)); + + /* acc is in 13.51 format and down shift acc by 36 times */ + /* Convert out to 1.15 format */ + return ((q15_t)(acc >> 36)); + } + + + /** + * @brief Q7 bilinear interpolation. + * @param[in,out] S points to an instance of the interpolation structure. + * @param[in] X interpolation coordinate in 12.20 format. + * @param[in] Y interpolation coordinate in 12.20 format. + * @return out interpolated value. + */ + static __INLINE q7_t arm_bilinear_interp_q7( + arm_bilinear_interp_instance_q7 * S, + q31_t X, + q31_t Y) + { + q63_t acc = 0; /* output */ + q31_t out; /* Temporary output */ + q31_t xfract, yfract; /* X, Y fractional parts */ + q7_t x1, x2, y1, y2; /* Nearest output values */ + int32_t rI, cI; /* Row and column indices */ + q7_t *pYData = S->pData; /* pointer to output table values */ + uint32_t nCols = S->numCols; /* num of rows */ + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + rI = ((X & (q31_t)0xFFF00000) >> 20); + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + cI = ((Y & (q31_t)0xFFF00000) >> 20); + + /* Care taken for table outside boundary */ + /* Returns zero output when values are outside table boundary */ + if(rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1)) + { + return (0); + } + + /* 20 bits for the fractional part */ + /* xfract should be in 12.20 format */ + xfract = (X & (q31_t)0x000FFFFF); + + /* Read two nearest output values from the index */ + x1 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI) ]; + x2 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI) + 1]; + + /* 20 bits for the fractional part */ + /* yfract should be in 12.20 format */ + yfract = (Y & (q31_t)0x000FFFFF); + + /* Read two nearest output values from the index */ + y1 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI + 1) ]; + y2 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI + 1) + 1]; + + /* Calculation of x1 * (1-xfract ) * (1-yfract) and acc is in 16.47 format */ + out = ((x1 * (0xFFFFF - xfract))); + acc = (((q63_t) out * (0xFFFFF - yfract))); + + /* x2 * (xfract) * (1-yfract) in 2.22 and adding to acc */ + out = ((x2 * (0xFFFFF - yfract))); + acc += (((q63_t) out * (xfract))); + + /* y1 * (1 - xfract) * (yfract) in 2.22 and adding to acc */ + out = ((y1 * (0xFFFFF - xfract))); + acc += (((q63_t) out * (yfract))); + + /* y2 * (xfract) * (yfract) in 2.22 and adding to acc */ + out = ((y2 * (yfract))); + acc += (((q63_t) out * (xfract))); + + /* acc in 16.47 format and down shift by 40 to convert to 1.7 format */ + return ((q7_t)(acc >> 40)); + } + + /** + * @} end of BilinearInterpolate group + */ + + +/* SMMLAR */ +#define multAcc_32x32_keep32_R(a, x, y) \ + a = (q31_t) (((((q63_t) a) << 32) + ((q63_t) x * y) + 0x80000000LL ) >> 32) + +/* SMMLSR */ +#define multSub_32x32_keep32_R(a, x, y) \ + a = (q31_t) (((((q63_t) a) << 32) - ((q63_t) x * y) + 0x80000000LL ) >> 32) + +/* SMMULR */ +#define mult_32x32_keep32_R(a, x, y) \ + a = (q31_t) (((q63_t) x * y + 0x80000000LL ) >> 32) + +/* SMMLA */ +#define multAcc_32x32_keep32(a, x, y) \ + a += (q31_t) (((q63_t) x * y) >> 32) + +/* SMMLS */ +#define multSub_32x32_keep32(a, x, y) \ + a -= (q31_t) (((q63_t) x * y) >> 32) + +/* SMMUL */ +#define mult_32x32_keep32(a, x, y) \ + a = (q31_t) (((q63_t) x * y ) >> 32) + + +#if defined ( __CC_ARM ) + /* Enter low optimization region - place directly above function definition */ + #if defined( ARM_MATH_CM4 ) || defined( ARM_MATH_CM7) + #define LOW_OPTIMIZATION_ENTER \ + _Pragma ("push") \ + _Pragma ("O1") + #else + #define LOW_OPTIMIZATION_ENTER + #endif + + /* Exit low optimization region - place directly after end of function definition */ + #if defined( ARM_MATH_CM4 ) || defined( ARM_MATH_CM7) + #define LOW_OPTIMIZATION_EXIT \ + _Pragma ("pop") + #else + #define LOW_OPTIMIZATION_EXIT + #endif + + /* Enter low optimization region - place directly above function definition */ + #define IAR_ONLY_LOW_OPTIMIZATION_ENTER + + /* Exit low optimization region - place directly after end of function definition */ + #define IAR_ONLY_LOW_OPTIMIZATION_EXIT + +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #define LOW_OPTIMIZATION_ENTER + #define LOW_OPTIMIZATION_EXIT + #define IAR_ONLY_LOW_OPTIMIZATION_ENTER + #define IAR_ONLY_LOW_OPTIMIZATION_EXIT + +#elif defined(__GNUC__) + #define LOW_OPTIMIZATION_ENTER __attribute__(( optimize("-O1") )) + #define LOW_OPTIMIZATION_EXIT + #define IAR_ONLY_LOW_OPTIMIZATION_ENTER + #define IAR_ONLY_LOW_OPTIMIZATION_EXIT + +#elif defined(__ICCARM__) + /* Enter low optimization region - place directly above function definition */ + #if defined( ARM_MATH_CM4 ) || defined( ARM_MATH_CM7) + #define LOW_OPTIMIZATION_ENTER \ + _Pragma ("optimize=low") + #else + #define LOW_OPTIMIZATION_ENTER + #endif + + /* Exit low optimization region - place directly after end of function definition */ + #define LOW_OPTIMIZATION_EXIT + + /* Enter low optimization region - place directly above function definition */ + #if defined( ARM_MATH_CM4 ) || defined( ARM_MATH_CM7) + #define IAR_ONLY_LOW_OPTIMIZATION_ENTER \ + _Pragma ("optimize=low") + #else + #define IAR_ONLY_LOW_OPTIMIZATION_ENTER + #endif + + /* Exit low optimization region - place directly after end of function definition */ + #define IAR_ONLY_LOW_OPTIMIZATION_EXIT + +#elif defined(__CSMC__) + #define LOW_OPTIMIZATION_ENTER + #define LOW_OPTIMIZATION_EXIT + #define IAR_ONLY_LOW_OPTIMIZATION_ENTER + #define IAR_ONLY_LOW_OPTIMIZATION_EXIT + +#elif defined(__TASKING__) + #define LOW_OPTIMIZATION_ENTER + #define LOW_OPTIMIZATION_EXIT + #define IAR_ONLY_LOW_OPTIMIZATION_ENTER + #define IAR_ONLY_LOW_OPTIMIZATION_EXIT + +#endif + + +#ifdef __cplusplus +} +#endif + + +#if defined ( __GNUC__ ) +#pragma GCC diagnostic pop +#endif + +#endif /* _ARM_MATH_H */ + +/** + * + * End of file. + */ diff --git a/system/include/cmsis/cmsis_armcc.h b/system/include/cmsis/cmsis_armcc.h new file mode 100644 index 0000000..74c49c6 --- /dev/null +++ b/system/include/cmsis/cmsis_armcc.h @@ -0,0 +1,734 @@ +/**************************************************************************//** + * @file cmsis_armcc.h + * @brief CMSIS Cortex-M Core Function/Instruction Header File + * @version V4.30 + * @date 20. October 2015 + ******************************************************************************/ +/* Copyright (c) 2009 - 2015 ARM LIMITED + + All rights reserved. + Redistribution and use in source and binary forms, with or without + modification, are permitted provided that the following conditions are met: + - Redistributions of source code must retain the above copyright + notice, this list of conditions and the following disclaimer. + - Redistributions in binary form must reproduce the above copyright + notice, this list of conditions and the following disclaimer in the + documentation and/or other materials provided with the distribution. + - Neither the name of ARM nor the names of its contributors may be used + to endorse or promote products derived from this software without + specific prior written permission. + * + THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE + LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS + INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN + CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) + ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE + POSSIBILITY OF SUCH DAMAGE. + ---------------------------------------------------------------------------*/ + + +#ifndef __CMSIS_ARMCC_H +#define __CMSIS_ARMCC_H + + +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 400677) + #error "Please use ARM Compiler Toolchain V4.0.677 or later!" +#endif + +/* ########################### Core Function Access ########################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions + @{ + */ + +/* intrinsic void __enable_irq(); */ +/* intrinsic void __disable_irq(); */ + +/** + \brief Get Control Register + \details Returns the content of the Control Register. + \return Control Register value + */ +__STATIC_INLINE uint32_t __get_CONTROL(void) +{ + register uint32_t __regControl __ASM("control"); + return(__regControl); +} + + +/** + \brief Set Control Register + \details Writes the given value to the Control Register. + \param [in] control Control Register value to set + */ +__STATIC_INLINE void __set_CONTROL(uint32_t control) +{ + register uint32_t __regControl __ASM("control"); + __regControl = control; +} + + +/** + \brief Get IPSR Register + \details Returns the content of the IPSR Register. + \return IPSR Register value + */ +__STATIC_INLINE uint32_t __get_IPSR(void) +{ + register uint32_t __regIPSR __ASM("ipsr"); + return(__regIPSR); +} + + +/** + \brief Get APSR Register + \details Returns the content of the APSR Register. + \return APSR Register value + */ +__STATIC_INLINE uint32_t __get_APSR(void) +{ + register uint32_t __regAPSR __ASM("apsr"); + return(__regAPSR); +} + + +/** + \brief Get xPSR Register + \details Returns the content of the xPSR Register. + \return xPSR Register value + */ +__STATIC_INLINE uint32_t __get_xPSR(void) +{ + register uint32_t __regXPSR __ASM("xpsr"); + return(__regXPSR); +} + + +/** + \brief Get Process Stack Pointer + \details Returns the current value of the Process Stack Pointer (PSP). + \return PSP Register value + */ +__STATIC_INLINE uint32_t __get_PSP(void) +{ + register uint32_t __regProcessStackPointer __ASM("psp"); + return(__regProcessStackPointer); +} + + +/** + \brief Set Process Stack Pointer + \details Assigns the given value to the Process Stack Pointer (PSP). + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack) +{ + register uint32_t __regProcessStackPointer __ASM("psp"); + __regProcessStackPointer = topOfProcStack; +} + + +/** + \brief Get Main Stack Pointer + \details Returns the current value of the Main Stack Pointer (MSP). + \return MSP Register value + */ +__STATIC_INLINE uint32_t __get_MSP(void) +{ + register uint32_t __regMainStackPointer __ASM("msp"); + return(__regMainStackPointer); +} + + +/** + \brief Set Main Stack Pointer + \details Assigns the given value to the Main Stack Pointer (MSP). + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack) +{ + register uint32_t __regMainStackPointer __ASM("msp"); + __regMainStackPointer = topOfMainStack; +} + + +/** + \brief Get Priority Mask + \details Returns the current state of the priority mask bit from the Priority Mask Register. + \return Priority Mask value + */ +__STATIC_INLINE uint32_t __get_PRIMASK(void) +{ + register uint32_t __regPriMask __ASM("primask"); + return(__regPriMask); +} + + +/** + \brief Set Priority Mask + \details Assigns the given value to the Priority Mask Register. + \param [in] priMask Priority Mask + */ +__STATIC_INLINE void __set_PRIMASK(uint32_t priMask) +{ + register uint32_t __regPriMask __ASM("primask"); + __regPriMask = (priMask); +} + + +#if (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U) + +/** + \brief Enable FIQ + \details Enables FIQ interrupts by clearing the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +#define __enable_fault_irq __enable_fiq + + +/** + \brief Disable FIQ + \details Disables FIQ interrupts by setting the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +#define __disable_fault_irq __disable_fiq + + +/** + \brief Get Base Priority + \details Returns the current value of the Base Priority register. + \return Base Priority register value + */ +__STATIC_INLINE uint32_t __get_BASEPRI(void) +{ + register uint32_t __regBasePri __ASM("basepri"); + return(__regBasePri); +} + + +/** + \brief Set Base Priority + \details Assigns the given value to the Base Priority register. + \param [in] basePri Base Priority value to set + */ +__STATIC_INLINE void __set_BASEPRI(uint32_t basePri) +{ + register uint32_t __regBasePri __ASM("basepri"); + __regBasePri = (basePri & 0xFFU); +} + + +/** + \brief Set Base Priority with condition + \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled, + or the new value increases the BASEPRI priority level. + \param [in] basePri Base Priority value to set + */ +__STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri) +{ + register uint32_t __regBasePriMax __ASM("basepri_max"); + __regBasePriMax = (basePri & 0xFFU); +} + + +/** + \brief Get Fault Mask + \details Returns the current value of the Fault Mask register. + \return Fault Mask register value + */ +__STATIC_INLINE uint32_t __get_FAULTMASK(void) +{ + register uint32_t __regFaultMask __ASM("faultmask"); + return(__regFaultMask); +} + + +/** + \brief Set Fault Mask + \details Assigns the given value to the Fault Mask register. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask) +{ + register uint32_t __regFaultMask __ASM("faultmask"); + __regFaultMask = (faultMask & (uint32_t)1); +} + +#endif /* (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U) */ + + +#if (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) + +/** + \brief Get FPSCR + \details Returns the current value of the Floating Point Status/Control register. + \return Floating Point Status/Control register value + */ +__STATIC_INLINE uint32_t __get_FPSCR(void) +{ +#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U) + register uint32_t __regfpscr __ASM("fpscr"); + return(__regfpscr); +#else + return(0U); +#endif +} + + +/** + \brief Set FPSCR + \details Assigns the given value to the Floating Point Status/Control register. + \param [in] fpscr Floating Point Status/Control value to set + */ +__STATIC_INLINE void __set_FPSCR(uint32_t fpscr) +{ +#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U) + register uint32_t __regfpscr __ASM("fpscr"); + __regfpscr = (fpscr); +#endif +} + +#endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */ + + + +/*@} end of CMSIS_Core_RegAccFunctions */ + + +/* ########################## Core Instruction Access ######################### */ +/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface + Access to dedicated instructions + @{ +*/ + +/** + \brief No Operation + \details No Operation does nothing. This instruction can be used for code alignment purposes. + */ +#define __NOP __nop + + +/** + \brief Wait For Interrupt + \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs. + */ +#define __WFI __wfi + + +/** + \brief Wait For Event + \details Wait For Event is a hint instruction that permits the processor to enter + a low-power state until one of a number of events occurs. + */ +#define __WFE __wfe + + +/** + \brief Send Event + \details Send Event is a hint instruction. It causes an event to be signaled to the CPU. + */ +#define __SEV __sev + + +/** + \brief Instruction Synchronization Barrier + \details Instruction Synchronization Barrier flushes the pipeline in the processor, + so that all instructions following the ISB are fetched from cache or memory, + after the instruction has been completed. + */ +#define __ISB() do {\ + __schedule_barrier();\ + __isb(0xF);\ + __schedule_barrier();\ + } while (0U) + +/** + \brief Data Synchronization Barrier + \details Acts as a special kind of Data Memory Barrier. + It completes when all explicit memory accesses before this instruction complete. + */ +#define __DSB() do {\ + __schedule_barrier();\ + __dsb(0xF);\ + __schedule_barrier();\ + } while (0U) + +/** + \brief Data Memory Barrier + \details Ensures the apparent order of the explicit memory operations before + and after the instruction, without ensuring their completion. + */ +#define __DMB() do {\ + __schedule_barrier();\ + __dmb(0xF);\ + __schedule_barrier();\ + } while (0U) + +/** + \brief Reverse byte order (32 bit) + \details Reverses the byte order in integer value. + \param [in] value Value to reverse + \return Reversed value + */ +#define __REV __rev + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order in two unsigned short values. + \param [in] value Value to reverse + \return Reversed value + */ +#ifndef __NO_EMBEDDED_ASM +__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value) +{ + rev16 r0, r0 + bx lr +} +#endif + +/** + \brief Reverse byte order in signed short value + \details Reverses the byte order in a signed short value with sign extension to integer. + \param [in] value Value to reverse + \return Reversed value + */ +#ifndef __NO_EMBEDDED_ASM +__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value) +{ + revsh r0, r0 + bx lr +} +#endif + + +/** + \brief Rotate Right in unsigned value (32 bit) + \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. + \param [in] value Value to rotate + \param [in] value Number of Bits to rotate + \return Rotated value + */ +#define __ROR __ror + + +/** + \brief Breakpoint + \details Causes the processor to enter Debug state. + Debug tools can use this to investigate system state when the instruction at a particular address is reached. + \param [in] value is ignored by the processor. + If required, a debugger can use it to store additional information about the breakpoint. + */ +#define __BKPT(value) __breakpoint(value) + + +/** + \brief Reverse bit order of value + \details Reverses the bit order of the given value. + \param [in] value Value to reverse + \return Reversed value + */ +#if (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U) + #define __RBIT __rbit +#else +__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value) +{ + uint32_t result; + int32_t s = 4 /*sizeof(v)*/ * 8 - 1; /* extra shift needed at end */ + + result = value; /* r will be reversed bits of v; first get LSB of v */ + for (value >>= 1U; value; value >>= 1U) + { + result <<= 1U; + result |= value & 1U; + s--; + } + result <<= s; /* shift when v's highest bits are zero */ + return(result); +} +#endif + + +/** + \brief Count leading zeros + \details Counts the number of leading zeros of a data value. + \param [in] value Value to count the leading zeros + \return number of leading zeros in value + */ +#define __CLZ __clz + + +#if (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U) + +/** + \brief LDR Exclusive (8 bit) + \details Executes a exclusive LDR instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __LDREXB(ptr) ((uint8_t ) __ldrex(ptr)) +#else + #define __LDREXB(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint8_t ) __ldrex(ptr)) _Pragma("pop") +#endif + + +/** + \brief LDR Exclusive (16 bit) + \details Executes a exclusive LDR instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __LDREXH(ptr) ((uint16_t) __ldrex(ptr)) +#else + #define __LDREXH(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint16_t) __ldrex(ptr)) _Pragma("pop") +#endif + + +/** + \brief LDR Exclusive (32 bit) + \details Executes a exclusive LDR instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __LDREXW(ptr) ((uint32_t ) __ldrex(ptr)) +#else + #define __LDREXW(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint32_t ) __ldrex(ptr)) _Pragma("pop") +#endif + + +/** + \brief STR Exclusive (8 bit) + \details Executes a exclusive STR instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __STREXB(value, ptr) __strex(value, ptr) +#else + #define __STREXB(value, ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop") +#endif + + +/** + \brief STR Exclusive (16 bit) + \details Executes a exclusive STR instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __STREXH(value, ptr) __strex(value, ptr) +#else + #define __STREXH(value, ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop") +#endif + + +/** + \brief STR Exclusive (32 bit) + \details Executes a exclusive STR instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __STREXW(value, ptr) __strex(value, ptr) +#else + #define __STREXW(value, ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop") +#endif + + +/** + \brief Remove the exclusive lock + \details Removes the exclusive lock which is created by LDREX. + */ +#define __CLREX __clrex + + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +#define __SSAT __ssat + + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +#define __USAT __usat + + +/** + \brief Rotate Right with Extend (32 bit) + \details Moves each bit of a bitstring right by one bit. + The carry input is shifted in at the left end of the bitstring. + \param [in] value Value to rotate + \return Rotated value + */ +#ifndef __NO_EMBEDDED_ASM +__attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value) +{ + rrx r0, r0 + bx lr +} +#endif + + +/** + \brief LDRT Unprivileged (8 bit) + \details Executes a Unprivileged LDRT instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +#define __LDRBT(ptr) ((uint8_t ) __ldrt(ptr)) + + +/** + \brief LDRT Unprivileged (16 bit) + \details Executes a Unprivileged LDRT instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +#define __LDRHT(ptr) ((uint16_t) __ldrt(ptr)) + + +/** + \brief LDRT Unprivileged (32 bit) + \details Executes a Unprivileged LDRT instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +#define __LDRT(ptr) ((uint32_t ) __ldrt(ptr)) + + +/** + \brief STRT Unprivileged (8 bit) + \details Executes a Unprivileged STRT instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +#define __STRBT(value, ptr) __strt(value, ptr) + + +/** + \brief STRT Unprivileged (16 bit) + \details Executes a Unprivileged STRT instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +#define __STRHT(value, ptr) __strt(value, ptr) + + +/** + \brief STRT Unprivileged (32 bit) + \details Executes a Unprivileged STRT instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +#define __STRT(value, ptr) __strt(value, ptr) + +#endif /* (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U) */ + +/*@}*/ /* end of group CMSIS_Core_InstructionInterface */ + + +/* ################### Compiler specific Intrinsics ########################### */ +/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics + Access to dedicated SIMD instructions + @{ +*/ + +#if (__CORTEX_M >= 0x04U) /* only for Cortex-M4 and above */ + +#define __SADD8 __sadd8 +#define __QADD8 __qadd8 +#define __SHADD8 __shadd8 +#define __UADD8 __uadd8 +#define __UQADD8 __uqadd8 +#define __UHADD8 __uhadd8 +#define __SSUB8 __ssub8 +#define __QSUB8 __qsub8 +#define __SHSUB8 __shsub8 +#define __USUB8 __usub8 +#define __UQSUB8 __uqsub8 +#define __UHSUB8 __uhsub8 +#define __SADD16 __sadd16 +#define __QADD16 __qadd16 +#define __SHADD16 __shadd16 +#define __UADD16 __uadd16 +#define __UQADD16 __uqadd16 +#define __UHADD16 __uhadd16 +#define __SSUB16 __ssub16 +#define __QSUB16 __qsub16 +#define __SHSUB16 __shsub16 +#define __USUB16 __usub16 +#define __UQSUB16 __uqsub16 +#define __UHSUB16 __uhsub16 +#define __SASX __sasx +#define __QASX __qasx +#define __SHASX __shasx +#define __UASX __uasx +#define __UQASX __uqasx +#define __UHASX __uhasx +#define __SSAX __ssax +#define __QSAX __qsax +#define __SHSAX __shsax +#define __USAX __usax +#define __UQSAX __uqsax +#define __UHSAX __uhsax +#define __USAD8 __usad8 +#define __USADA8 __usada8 +#define __SSAT16 __ssat16 +#define __USAT16 __usat16 +#define __UXTB16 __uxtb16 +#define __UXTAB16 __uxtab16 +#define __SXTB16 __sxtb16 +#define __SXTAB16 __sxtab16 +#define __SMUAD __smuad +#define __SMUADX __smuadx +#define __SMLAD __smlad +#define __SMLADX __smladx +#define __SMLALD __smlald +#define __SMLALDX __smlaldx +#define __SMUSD __smusd +#define __SMUSDX __smusdx +#define __SMLSD __smlsd +#define __SMLSDX __smlsdx +#define __SMLSLD __smlsld +#define __SMLSLDX __smlsldx +#define __SEL __sel +#define __QADD __qadd +#define __QSUB __qsub + +#define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | \ + ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) ) + +#define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | \ + ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) ) + +#define __SMMLA(ARG1,ARG2,ARG3) ( (int32_t)((((int64_t)(ARG1) * (ARG2)) + \ + ((int64_t)(ARG3) << 32U) ) >> 32U)) + +#endif /* (__CORTEX_M >= 0x04) */ +/*@} end of group CMSIS_SIMD_intrinsics */ + + +#endif /* __CMSIS_ARMCC_H */ diff --git a/system/include/cmsis/cmsis_armcc_V6.h b/system/include/cmsis/cmsis_armcc_V6.h new file mode 100644 index 0000000..cd13240 --- /dev/null +++ b/system/include/cmsis/cmsis_armcc_V6.h @@ -0,0 +1,1800 @@ +/**************************************************************************//** + * @file cmsis_armcc_V6.h + * @brief CMSIS Cortex-M Core Function/Instruction Header File + * @version V4.30 + * @date 20. October 2015 + ******************************************************************************/ +/* Copyright (c) 2009 - 2015 ARM LIMITED + + All rights reserved. + Redistribution and use in source and binary forms, with or without + modification, are permitted provided that the following conditions are met: + - Redistributions of source code must retain the above copyright + notice, this list of conditions and the following disclaimer. + - Redistributions in binary form must reproduce the above copyright + notice, this list of conditions and the following disclaimer in the + documentation and/or other materials provided with the distribution. + - Neither the name of ARM nor the names of its contributors may be used + to endorse or promote products derived from this software without + specific prior written permission. + * + THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE + LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS + INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN + CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) + ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE + POSSIBILITY OF SUCH DAMAGE. + ---------------------------------------------------------------------------*/ + + +#ifndef __CMSIS_ARMCC_V6_H +#define __CMSIS_ARMCC_V6_H + + +/* ########################### Core Function Access ########################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions + @{ + */ + +/** + \brief Enable IRQ Interrupts + \details Enables IRQ interrupts by clearing the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void) +{ + __ASM volatile ("cpsie i" : : : "memory"); +} + + +/** + \brief Disable IRQ Interrupts + \details Disables IRQ interrupts by setting the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void) +{ + __ASM volatile ("cpsid i" : : : "memory"); +} + + +/** + \brief Get Control Register + \details Returns the content of the Control Register. + \return Control Register value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_CONTROL(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control" : "=r" (result) ); + return(result); +} + + +#if (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get Control Register (non-secure) + \details Returns the content of the non-secure Control Register when in secure mode. + \return non-secure Control Register value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_CONTROL_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Control Register + \details Writes the given value to the Control Register. + \param [in] control Control Register value to set + */ +__attribute__((always_inline)) __STATIC_INLINE void __set_CONTROL(uint32_t control) +{ + __ASM volatile ("MSR control, %0" : : "r" (control) : "memory"); +} + + +#if (__ARM_FEATURE_CMSE == 3U) +/** + \brief Set Control Register (non-secure) + \details Writes the given value to the non-secure Control Register when in secure state. + \param [in] control Control Register value to set + */ +__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_CONTROL_NS(uint32_t control) +{ + __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory"); +} +#endif + + +/** + \brief Get IPSR Register + \details Returns the content of the IPSR Register. + \return IPSR Register value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_IPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, ipsr" : "=r" (result) ); + return(result); +} + + +#if (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get IPSR Register (non-secure) + \details Returns the content of the non-secure IPSR Register when in secure state. + \return IPSR Register value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_IPSR_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, ipsr_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Get APSR Register + \details Returns the content of the APSR Register. + \return APSR Register value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_APSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, apsr" : "=r" (result) ); + return(result); +} + + +#if (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get APSR Register (non-secure) + \details Returns the content of the non-secure APSR Register when in secure state. + \return APSR Register value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_APSR_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, apsr_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Get xPSR Register + \details Returns the content of the xPSR Register. + \return xPSR Register value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_xPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, xpsr" : "=r" (result) ); + return(result); +} + + +#if (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get xPSR Register (non-secure) + \details Returns the content of the non-secure xPSR Register when in secure state. + \return xPSR Register value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_xPSR_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, xpsr_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Get Process Stack Pointer + \details Returns the current value of the Process Stack Pointer (PSP). + \return PSP Register value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSP(void) +{ + register uint32_t result; + + __ASM volatile ("MRS %0, psp" : "=r" (result) ); + return(result); +} + + +#if (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get Process Stack Pointer (non-secure) + \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state. + \return PSP Register value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSP_NS(void) +{ + register uint32_t result; + + __ASM volatile ("MRS %0, psp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Process Stack Pointer + \details Assigns the given value to the Process Stack Pointer (PSP). + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__attribute__((always_inline)) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : "sp"); +} + + +#if (__ARM_FEATURE_CMSE == 3U) +/** + \brief Set Process Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state. + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : "sp"); +} +#endif + + +/** + \brief Get Main Stack Pointer + \details Returns the current value of the Main Stack Pointer (MSP). + \return MSP Register value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSP(void) +{ + register uint32_t result; + + __ASM volatile ("MRS %0, msp" : "=r" (result) ); + return(result); +} + + +#if (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get Main Stack Pointer (non-secure) + \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state. + \return MSP Register value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSP_NS(void) +{ + register uint32_t result; + + __ASM volatile ("MRS %0, msp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Main Stack Pointer + \details Assigns the given value to the Main Stack Pointer (MSP). + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__attribute__((always_inline)) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : "sp"); +} + + +#if (__ARM_FEATURE_CMSE == 3U) +/** + \brief Set Main Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state. + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : "sp"); +} +#endif + + +/** + \brief Get Priority Mask + \details Returns the current state of the priority mask bit from the Priority Mask Register. + \return Priority Mask value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PRIMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask" : "=r" (result) ); + return(result); +} + + +#if (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get Priority Mask (non-secure) + \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state. + \return Priority Mask value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PRIMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Priority Mask + \details Assigns the given value to the Priority Mask Register. + \param [in] priMask Priority Mask + */ +__attribute__((always_inline)) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask) +{ + __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory"); +} + + +#if (__ARM_FEATURE_CMSE == 3U) +/** + \brief Set Priority Mask (non-secure) + \details Assigns the given value to the non-secure Priority Mask Register when in secure state. + \param [in] priMask Priority Mask + */ +__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PRIMASK_NS(uint32_t priMask) +{ + __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory"); +} +#endif + + +#if ((__ARM_ARCH_7M__ == 1U) || (__ARM_ARCH_7EM__ == 1U) || (__ARM_ARCH_8M__ == 1U)) /* ToDo: ARMCC_V6: check if this is ok for cortex >=3 */ + +/** + \brief Enable FIQ + \details Enables FIQ interrupts by clearing the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__attribute__((always_inline)) __STATIC_INLINE void __enable_fault_irq(void) +{ + __ASM volatile ("cpsie f" : : : "memory"); +} + + +/** + \brief Disable FIQ + \details Disables FIQ interrupts by setting the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__attribute__((always_inline)) __STATIC_INLINE void __disable_fault_irq(void) +{ + __ASM volatile ("cpsid f" : : : "memory"); +} + + +/** + \brief Get Base Priority + \details Returns the current value of the Base Priority register. + \return Base Priority register value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_BASEPRI(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri" : "=r" (result) ); + return(result); +} + + +#if (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get Base Priority (non-secure) + \details Returns the current value of the non-secure Base Priority register when in secure state. + \return Base Priority register value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_BASEPRI_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Base Priority + \details Assigns the given value to the Base Priority register. + \param [in] basePri Base Priority value to set + */ +__attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI(uint32_t value) +{ + __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory"); +} + + +#if (__ARM_FEATURE_CMSE == 3U) +/** + \brief Set Base Priority (non-secure) + \details Assigns the given value to the non-secure Base Priority register when in secure state. + \param [in] basePri Base Priority value to set + */ +__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_BASEPRI_NS(uint32_t value) +{ + __ASM volatile ("MSR basepri_ns, %0" : : "r" (value) : "memory"); +} +#endif + + +/** + \brief Set Base Priority with condition + \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled, + or the new value increases the BASEPRI priority level. + \param [in] basePri Base Priority value to set + */ +__attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value) +{ + __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory"); +} + + +#if (__ARM_FEATURE_CMSE == 3U) +/** + \brief Set Base Priority with condition (non_secure) + \details Assigns the given value to the non-secure Base Priority register when in secure state only if BASEPRI masking is disabled, + or the new value increases the BASEPRI priority level. + \param [in] basePri Base Priority value to set + */ +__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_BASEPRI_MAX_NS(uint32_t value) +{ + __ASM volatile ("MSR basepri_max_ns, %0" : : "r" (value) : "memory"); +} +#endif + + +/** + \brief Get Fault Mask + \details Returns the current value of the Fault Mask register. + \return Fault Mask register value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FAULTMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask" : "=r" (result) ); + return(result); +} + + +#if (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get Fault Mask (non-secure) + \details Returns the current value of the non-secure Fault Mask register when in secure state. + \return Fault Mask register value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_FAULTMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Fault Mask + \details Assigns the given value to the Fault Mask register. + \param [in] faultMask Fault Mask value to set + */ +__attribute__((always_inline)) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory"); +} + + +#if (__ARM_FEATURE_CMSE == 3U) +/** + \brief Set Fault Mask (non-secure) + \details Assigns the given value to the non-secure Fault Mask register when in secure state. + \param [in] faultMask Fault Mask value to set + */ +__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory"); +} +#endif + + +#endif /* ((__ARM_ARCH_7M__ == 1U) || (__ARM_ARCH_8M__ == 1U)) */ + + +#if (__ARM_ARCH_8M__ == 1U) + +/** + \brief Get Process Stack Pointer Limit + \details Returns the current value of the Process Stack Pointer Limit (PSPLIM). + \return PSPLIM Register value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSPLIM(void) +{ + register uint32_t result; + + __ASM volatile ("MRS %0, psplim" : "=r" (result) ); + return(result); +} + + +#if (__ARM_FEATURE_CMSE == 3U) && (__ARM_ARCH_PROFILE == 'M') /* ToDo: ARMCC_V6: check predefined macro for mainline */ +/** + \brief Get Process Stack Pointer Limit (non-secure) + \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \return PSPLIM Register value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSPLIM_NS(void) +{ + register uint32_t result; + + __ASM volatile ("MRS %0, psplim_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Process Stack Pointer Limit + \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM). + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__attribute__((always_inline)) __STATIC_INLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit) +{ + __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit)); +} + + +#if (__ARM_FEATURE_CMSE == 3U) && (__ARM_ARCH_PROFILE == 'M') /* ToDo: ARMCC_V6: check predefined macro for mainline */ +/** + \brief Set Process Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit) +{ + __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit)); +} +#endif + + +/** + \brief Get Main Stack Pointer Limit + \details Returns the current value of the Main Stack Pointer Limit (MSPLIM). + \return MSPLIM Register value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSPLIM(void) +{ + register uint32_t result; + + __ASM volatile ("MRS %0, msplim" : "=r" (result) ); + + return(result); +} + + +#if (__ARM_FEATURE_CMSE == 3U) && (__ARM_ARCH_PROFILE == 'M') /* ToDo: ARMCC_V6: check predefined macro for mainline */ +/** + \brief Get Main Stack Pointer Limit (non-secure) + \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state. + \return MSPLIM Register value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSPLIM_NS(void) +{ + register uint32_t result; + + __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Main Stack Pointer Limit + \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM). + \param [in] MainStackPtrLimit Main Stack Pointer Limit value to set + */ +__attribute__((always_inline)) __STATIC_INLINE void __set_MSPLIM(uint32_t MainStackPtrLimit) +{ + __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit)); +} + + +#if (__ARM_FEATURE_CMSE == 3U) && (__ARM_ARCH_PROFILE == 'M') /* ToDo: ARMCC_V6: check predefined macro for mainline */ +/** + \brief Set Main Stack Pointer Limit (non-secure) + \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state. + \param [in] MainStackPtrLimit Main Stack Pointer value to set + */ +__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit) +{ + __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit)); +} +#endif + +#endif /* (__ARM_ARCH_8M__ == 1U) */ + + +#if ((__ARM_ARCH_7EM__ == 1U) || (__ARM_ARCH_8M__ == 1U)) /* ToDo: ARMCC_V6: check if this is ok for cortex >=4 */ + +/** + \brief Get FPSCR + \details eturns the current value of the Floating Point Status/Control register. + \return Floating Point Status/Control register value + */ +#define __get_FPSCR __builtin_arm_get_fpscr +#if 0 +__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FPSCR(void) +{ +#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U) + uint32_t result; + + __ASM volatile (""); /* Empty asm statement works as a scheduling barrier */ + __ASM volatile ("VMRS %0, fpscr" : "=r" (result) ); + __ASM volatile (""); + return(result); +#else + return(0); +#endif +} +#endif + +#if (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get FPSCR (non-secure) + \details Returns the current value of the non-secure Floating Point Status/Control register when in secure state. + \return Floating Point Status/Control register value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_FPSCR_NS(void) +{ +#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U) + uint32_t result; + + __ASM volatile (""); /* Empty asm statement works as a scheduling barrier */ + __ASM volatile ("VMRS %0, fpscr_ns" : "=r" (result) ); + __ASM volatile (""); + return(result); +#else + return(0); +#endif +} +#endif + + +/** + \brief Set FPSCR + \details Assigns the given value to the Floating Point Status/Control register. + \param [in] fpscr Floating Point Status/Control value to set + */ +#define __set_FPSCR __builtin_arm_set_fpscr +#if 0 +__attribute__((always_inline)) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr) +{ +#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U) + __ASM volatile (""); /* Empty asm statement works as a scheduling barrier */ + __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc"); + __ASM volatile (""); +#endif +} +#endif + +#if (__ARM_FEATURE_CMSE == 3U) +/** + \brief Set FPSCR (non-secure) + \details Assigns the given value to the non-secure Floating Point Status/Control register when in secure state. + \param [in] fpscr Floating Point Status/Control value to set + */ +__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_FPSCR_NS(uint32_t fpscr) +{ +#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U) + __ASM volatile (""); /* Empty asm statement works as a scheduling barrier */ + __ASM volatile ("VMSR fpscr_ns, %0" : : "r" (fpscr) : "vfpcc"); + __ASM volatile (""); +#endif +} +#endif + +#endif /* ((__ARM_ARCH_7EM__ == 1U) || (__ARM_ARCH_8M__ == 1U)) */ + + + +/*@} end of CMSIS_Core_RegAccFunctions */ + + +/* ########################## Core Instruction Access ######################### */ +/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface + Access to dedicated instructions + @{ +*/ + +/* Define macros for porting to both thumb1 and thumb2. + * For thumb1, use low register (r0-r7), specified by constraint "l" + * Otherwise, use general registers, specified by constraint "r" */ +#if defined (__thumb__) && !defined (__thumb2__) +#define __CMSIS_GCC_OUT_REG(r) "=l" (r) +#define __CMSIS_GCC_USE_REG(r) "l" (r) +#else +#define __CMSIS_GCC_OUT_REG(r) "=r" (r) +#define __CMSIS_GCC_USE_REG(r) "r" (r) +#endif + +/** + \brief No Operation + \details No Operation does nothing. This instruction can be used for code alignment purposes. + */ +#define __NOP __builtin_arm_nop + +/** + \brief Wait For Interrupt + \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs. + */ +#define __WFI __builtin_arm_wfi + + +/** + \brief Wait For Event + \details Wait For Event is a hint instruction that permits the processor to enter + a low-power state until one of a number of events occurs. + */ +#define __WFE __builtin_arm_wfe + + +/** + \brief Send Event + \details Send Event is a hint instruction. It causes an event to be signaled to the CPU. + */ +#define __SEV __builtin_arm_sev + + +/** + \brief Instruction Synchronization Barrier + \details Instruction Synchronization Barrier flushes the pipeline in the processor, + so that all instructions following the ISB are fetched from cache or memory, + after the instruction has been completed. + */ +#define __ISB() __builtin_arm_isb(0xF); + +/** + \brief Data Synchronization Barrier + \details Acts as a special kind of Data Memory Barrier. + It completes when all explicit memory accesses before this instruction complete. + */ +#define __DSB() __builtin_arm_dsb(0xF); + + +/** + \brief Data Memory Barrier + \details Ensures the apparent order of the explicit memory operations before + and after the instruction, without ensuring their completion. + */ +#define __DMB() __builtin_arm_dmb(0xF); + + +/** + \brief Reverse byte order (32 bit) + \details Reverses the byte order in integer value. + \param [in] value Value to reverse + \return Reversed value + */ +#define __REV __builtin_bswap32 + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order in two unsigned short values. + \param [in] value Value to reverse + \return Reversed value + */ +#define __REV16 __builtin_bswap16 /* ToDo: ARMCC_V6: check if __builtin_bswap16 could be used */ +#if 0 +__attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value) +{ + uint32_t result; + + __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return(result); +} +#endif + + +/** + \brief Reverse byte order in signed short value + \details Reverses the byte order in a signed short value with sign extension to integer. + \param [in] value Value to reverse + \return Reversed value + */ + /* ToDo: ARMCC_V6: check if __builtin_bswap16 could be used */ +__attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value) +{ + int32_t result; + + __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return(result); +} + + +/** + \brief Rotate Right in unsigned value (32 bit) + \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. + \param [in] op1 Value to rotate + \param [in] op2 Number of Bits to rotate + \return Rotated value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2) +{ + return (op1 >> op2) | (op1 << (32U - op2)); +} + + +/** + \brief Breakpoint + \details Causes the processor to enter Debug state. + Debug tools can use this to investigate system state when the instruction at a particular address is reached. + \param [in] value is ignored by the processor. + If required, a debugger can use it to store additional information about the breakpoint. + */ +#define __BKPT(value) __ASM volatile ("bkpt "#value) + + +/** + \brief Reverse bit order of value + \details Reverses the bit order of the given value. + \param [in] value Value to reverse + \return Reversed value + */ + /* ToDo: ARMCC_V6: check if __builtin_arm_rbit is supported */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value) +{ + uint32_t result; + +#if ((__ARM_ARCH_7M__ == 1U) || (__ARM_ARCH_7EM__ == 1U) || (__ARM_ARCH_8M__ == 1U)) /* ToDo: ARMCC_V6: check if this is ok for cortex >=3 */ + __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) ); +#else + int32_t s = 4 /*sizeof(v)*/ * 8 - 1; /* extra shift needed at end */ + + result = value; /* r will be reversed bits of v; first get LSB of v */ + for (value >>= 1U; value; value >>= 1U) + { + result <<= 1U; + result |= value & 1U; + s--; + } + result <<= s; /* shift when v's highest bits are zero */ +#endif + return(result); +} + + +/** + \brief Count leading zeros + \details Counts the number of leading zeros of a data value. + \param [in] value Value to count the leading zeros + \return number of leading zeros in value + */ +#define __CLZ __builtin_clz + + +#if ((__ARM_ARCH_7M__ == 1U) || (__ARM_ARCH_7EM__ == 1U) || (__ARM_ARCH_8M__ == 1U)) /* ToDo: ARMCC_V6: check if this is ok for cortex >=3 */ + +/** + \brief LDR Exclusive (8 bit) + \details Executes a exclusive LDR instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +#define __LDREXB (uint8_t)__builtin_arm_ldrex + + +/** + \brief LDR Exclusive (16 bit) + \details Executes a exclusive LDR instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +#define __LDREXH (uint16_t)__builtin_arm_ldrex + + +/** + \brief LDR Exclusive (32 bit) + \details Executes a exclusive LDR instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +#define __LDREXW (uint32_t)__builtin_arm_ldrex + + +/** + \brief STR Exclusive (8 bit) + \details Executes a exclusive STR instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STREXB (uint32_t)__builtin_arm_strex + + +/** + \brief STR Exclusive (16 bit) + \details Executes a exclusive STR instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STREXH (uint32_t)__builtin_arm_strex + + +/** + \brief STR Exclusive (32 bit) + \details Executes a exclusive STR instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STREXW (uint32_t)__builtin_arm_strex + + +/** + \brief Remove the exclusive lock + \details Removes the exclusive lock which is created by LDREX. + */ +#define __CLREX __builtin_arm_clrex + + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +/*#define __SSAT __builtin_arm_ssat*/ +#define __SSAT(ARG1,ARG2) \ +({ \ + int32_t __RES, __ARG1 = (ARG1); \ + __ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +#define __USAT __builtin_arm_usat +#if 0 +#define __USAT(ARG1,ARG2) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1); \ + __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) +#endif + + +/** + \brief Rotate Right with Extend (32 bit) + \details Moves each bit of a bitstring right by one bit. + The carry input is shifted in at the left end of the bitstring. + \param [in] value Value to rotate + \return Rotated value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __RRX(uint32_t value) +{ + uint32_t result; + + __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return(result); +} + + +/** + \brief LDRT Unprivileged (8 bit) + \details Executes a Unprivileged LDRT instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__attribute__((always_inline)) __STATIC_INLINE uint8_t __LDRBT(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint8_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (16 bit) + \details Executes a Unprivileged LDRT instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__attribute__((always_inline)) __STATIC_INLINE uint16_t __LDRHT(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint16_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (32 bit) + \details Executes a Unprivileged LDRT instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __LDRT(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief STRT Unprivileged (8 bit) + \details Executes a Unprivileged STRT instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__attribute__((always_inline)) __STATIC_INLINE void __STRBT(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (16 bit) + \details Executes a Unprivileged STRT instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__attribute__((always_inline)) __STATIC_INLINE void __STRHT(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (32 bit) + \details Executes a Unprivileged STRT instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__attribute__((always_inline)) __STATIC_INLINE void __STRT(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) ); +} + +#endif /* ((__ARM_ARCH_7M__ == 1U) || (__ARM_ARCH_7EM__ == 1U) || (__ARM_ARCH_8M__ == 1U)) */ + + +#if (__ARM_ARCH_8M__ == 1U) + +/** + \brief Load-Acquire (8 bit) + \details Executes a LDAB instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__attribute__((always_inline)) __STATIC_INLINE uint8_t __LDAB(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint8_t) result); +} + + +/** + \brief Load-Acquire (16 bit) + \details Executes a LDAH instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__attribute__((always_inline)) __STATIC_INLINE uint16_t __LDAH(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint16_t) result); +} + + +/** + \brief Load-Acquire (32 bit) + \details Executes a LDA instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __LDA(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief Store-Release (8 bit) + \details Executes a STLB instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__attribute__((always_inline)) __STATIC_INLINE void __STLB(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Store-Release (16 bit) + \details Executes a STLH instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__attribute__((always_inline)) __STATIC_INLINE void __STLH(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Store-Release (32 bit) + \details Executes a STL instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__attribute__((always_inline)) __STATIC_INLINE void __STL(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Load-Acquire Exclusive (8 bit) + \details Executes a LDAB exclusive instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +#define __LDAEXB (uint8_t)__builtin_arm_ldaex + + +/** + \brief Load-Acquire Exclusive (16 bit) + \details Executes a LDAH exclusive instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +#define __LDAEXH (uint16_t)__builtin_arm_ldaex + + +/** + \brief Load-Acquire Exclusive (32 bit) + \details Executes a LDA exclusive instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +#define __LDAEX (uint32_t)__builtin_arm_ldaex + + +/** + \brief Store-Release Exclusive (8 bit) + \details Executes a STLB exclusive instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STLEXB (uint32_t)__builtin_arm_stlex + + +/** + \brief Store-Release Exclusive (16 bit) + \details Executes a STLH exclusive instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STLEXH (uint32_t)__builtin_arm_stlex + + +/** + \brief Store-Release Exclusive (32 bit) + \details Executes a STL exclusive instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STLEX (uint32_t)__builtin_arm_stlex + +#endif /* (__ARM_ARCH_8M__ == 1U) */ + +/*@}*/ /* end of group CMSIS_Core_InstructionInterface */ + + +/* ################### Compiler specific Intrinsics ########################### */ +/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics + Access to dedicated SIMD instructions + @{ +*/ + +#if (__ARM_FEATURE_DSP == 1U) /* ToDo: ARMCC_V6: This should be ARCH >= ARMv7-M + SIMD */ + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#define __SSAT16(ARG1,ARG2) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1); \ + __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + +#define __USAT16(ARG1,ARG2) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1); \ + __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1) +{ + uint32_t result; + + __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1)); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1) +{ + uint32_t result; + + __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1)); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUAD (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__attribute__((always_inline)) __STATIC_INLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUSD (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__attribute__((always_inline)) __STATIC_INLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __SEL (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE int32_t __QADD( int32_t op1, int32_t op2) +{ + int32_t result; + + __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__((always_inline)) __STATIC_INLINE int32_t __QSUB( int32_t op1, int32_t op2) +{ + int32_t result; + + __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +#define __PKHBT(ARG1,ARG2,ARG3) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \ + __ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \ + __RES; \ + }) + +#define __PKHTB(ARG1,ARG2,ARG3) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \ + if (ARG3 == 0) \ + __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2) ); \ + else \ + __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \ + __RES; \ + }) + +__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3) +{ + int32_t result; + + __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#endif /* (__ARM_FEATURE_DSP == 1U) */ +/*@} end of group CMSIS_SIMD_intrinsics */ + + +#endif /* __CMSIS_ARMCC_V6_H */ diff --git a/system/include/cmsis/cmsis_device.h b/system/include/cmsis/cmsis_device.h new file mode 100644 index 0000000..9c74ee2 --- /dev/null +++ b/system/include/cmsis/cmsis_device.h @@ -0,0 +1,33 @@ +/* + * This file is part of the ??OS++ distribution. + * (https://github.com/micro-os-plus) + * Copyright (c) 2014 Liviu Ionescu. + * + * Permission is hereby granted, free of charge, to any person + * obtaining a copy of this software and associated documentation + * files (the "Software"), to deal in the Software without + * restriction, including without limitation the rights to use, + * copy, modify, merge, publish, distribute, sublicense, and/or + * sell copies of the Software, and to permit persons to whom + * the Software is furnished to do so, subject to the following + * conditions: + * + * The above copyright notice and this permission notice shall be + * included in all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR + * OTHER DEALINGS IN THE SOFTWARE. + */ + +#ifndef STM32F0_CMSIS_DEVICE_H_ +#define STM32F0_CMSIS_DEVICE_H_ + +#include "stm32f0xx.h" + +#endif // STM32F0_CMSIS_DEVICE_H_ diff --git a/system/include/cmsis/cmsis_gcc.h b/system/include/cmsis/cmsis_gcc.h new file mode 100644 index 0000000..bb89fbb --- /dev/null +++ b/system/include/cmsis/cmsis_gcc.h @@ -0,0 +1,1373 @@ +/**************************************************************************//** + * @file cmsis_gcc.h + * @brief CMSIS Cortex-M Core Function/Instruction Header File + * @version V4.30 + * @date 20. October 2015 + ******************************************************************************/ +/* Copyright (c) 2009 - 2015 ARM LIMITED + + All rights reserved. + Redistribution and use in source and binary forms, with or without + modification, are permitted provided that the following conditions are met: + - Redistributions of source code must retain the above copyright + notice, this list of conditions and the following disclaimer. + - Redistributions in binary form must reproduce the above copyright + notice, this list of conditions and the following disclaimer in the + documentation and/or other materials provided with the distribution. + - Neither the name of ARM nor the names of its contributors may be used + to endorse or promote products derived from this software without + specific prior written permission. + * + THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE + LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS + INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN + CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) + ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE + POSSIBILITY OF SUCH DAMAGE. + ---------------------------------------------------------------------------*/ + + +#ifndef __CMSIS_GCC_H +#define __CMSIS_GCC_H + +/* ignore some GCC warnings */ +#if defined ( __GNUC__ ) +#pragma GCC diagnostic push +#pragma GCC diagnostic ignored "-Wsign-conversion" +#pragma GCC diagnostic ignored "-Wconversion" +#pragma GCC diagnostic ignored "-Wunused-parameter" +#endif + + +/* ########################### Core Function Access ########################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions + @{ + */ + +/** + \brief Enable IRQ Interrupts + \details Enables IRQ interrupts by clearing the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void) +{ + __ASM volatile ("cpsie i" : : : "memory"); +} + + +/** + \brief Disable IRQ Interrupts + \details Disables IRQ interrupts by setting the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void) +{ + __ASM volatile ("cpsid i" : : : "memory"); +} + + +/** + \brief Get Control Register + \details Returns the content of the Control Register. + \return Control Register value + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control" : "=r" (result) ); + return(result); +} + + +/** + \brief Set Control Register + \details Writes the given value to the Control Register. + \param [in] control Control Register value to set + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control) +{ + __ASM volatile ("MSR control, %0" : : "r" (control) : "memory"); +} + + +/** + \brief Get IPSR Register + \details Returns the content of the IPSR Register. + \return IPSR Register value + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, ipsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get APSR Register + \details Returns the content of the APSR Register. + \return APSR Register value + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, apsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get xPSR Register + \details Returns the content of the xPSR Register. + + \return xPSR Register value + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, xpsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get Process Stack Pointer + \details Returns the current value of the Process Stack Pointer (PSP). + \return PSP Register value + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void) +{ + register uint32_t result; + + __ASM volatile ("MRS %0, psp\n" : "=r" (result) ); + return(result); +} + + +/** + \brief Set Process Stack Pointer + \details Assigns the given value to the Process Stack Pointer (PSP). + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp"); +} + + +/** + \brief Get Main Stack Pointer + \details Returns the current value of the Main Stack Pointer (MSP). + \return MSP Register value + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void) +{ + register uint32_t result; + + __ASM volatile ("MRS %0, msp\n" : "=r" (result) ); + return(result); +} + + +/** + \brief Set Main Stack Pointer + \details Assigns the given value to the Main Stack Pointer (MSP). + + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp"); +} + + +/** + \brief Get Priority Mask + \details Returns the current state of the priority mask bit from the Priority Mask Register. + \return Priority Mask value + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask" : "=r" (result) ); + return(result); +} + + +/** + \brief Set Priority Mask + \details Assigns the given value to the Priority Mask Register. + \param [in] priMask Priority Mask + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask) +{ + __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory"); +} + + +#if (__CORTEX_M >= 0x03U) + +/** + \brief Enable FIQ + \details Enables FIQ interrupts by clearing the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void) +{ + __ASM volatile ("cpsie f" : : : "memory"); +} + + +/** + \brief Disable FIQ + \details Disables FIQ interrupts by setting the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void) +{ + __ASM volatile ("cpsid f" : : : "memory"); +} + + +/** + \brief Get Base Priority + \details Returns the current value of the Base Priority register. + \return Base Priority register value + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri" : "=r" (result) ); + return(result); +} + + +/** + \brief Set Base Priority + \details Assigns the given value to the Base Priority register. + \param [in] basePri Base Priority value to set + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value) +{ + __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory"); +} + + +/** + \brief Set Base Priority with condition + \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled, + or the new value increases the BASEPRI priority level. + \param [in] basePri Base Priority value to set + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value) +{ + __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory"); +} + + +/** + \brief Get Fault Mask + \details Returns the current value of the Fault Mask register. + \return Fault Mask register value + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask" : "=r" (result) ); + return(result); +} + + +/** + \brief Set Fault Mask + \details Assigns the given value to the Fault Mask register. + \param [in] faultMask Fault Mask value to set + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory"); +} + +#endif /* (__CORTEX_M >= 0x03U) */ + + +#if (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) + +/** + \brief Get FPSCR + \details Returns the current value of the Floating Point Status/Control register. + \return Floating Point Status/Control register value + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void) +{ +#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U) + uint32_t result; + + /* Empty asm statement works as a scheduling barrier */ + __ASM volatile (""); + __ASM volatile ("VMRS %0, fpscr" : "=r" (result) ); + __ASM volatile (""); + return(result); +#else + return(0); +#endif +} + + +/** + \brief Set FPSCR + \details Assigns the given value to the Floating Point Status/Control register. + \param [in] fpscr Floating Point Status/Control value to set + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr) +{ +#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U) + /* Empty asm statement works as a scheduling barrier */ + __ASM volatile (""); + __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc"); + __ASM volatile (""); +#endif +} + +#endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */ + + + +/*@} end of CMSIS_Core_RegAccFunctions */ + + +/* ########################## Core Instruction Access ######################### */ +/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface + Access to dedicated instructions + @{ +*/ + +/* Define macros for porting to both thumb1 and thumb2. + * For thumb1, use low register (r0-r7), specified by constraint "l" + * Otherwise, use general registers, specified by constraint "r" */ +#if defined (__thumb__) && !defined (__thumb2__) +#define __CMSIS_GCC_OUT_REG(r) "=l" (r) +#define __CMSIS_GCC_USE_REG(r) "l" (r) +#else +#define __CMSIS_GCC_OUT_REG(r) "=r" (r) +#define __CMSIS_GCC_USE_REG(r) "r" (r) +#endif + +/** + \brief No Operation + \details No Operation does nothing. This instruction can be used for code alignment purposes. + */ +__attribute__((always_inline)) __STATIC_INLINE void __NOP(void) +{ + __ASM volatile ("nop"); +} + + +/** + \brief Wait For Interrupt + \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs. + */ +__attribute__((always_inline)) __STATIC_INLINE void __WFI(void) +{ + __ASM volatile ("wfi"); +} + + +/** + \brief Wait For Event + \details Wait For Event is a hint instruction that permits the processor to enter + a low-power state until one of a number of events occurs. + */ +__attribute__((always_inline)) __STATIC_INLINE void __WFE(void) +{ + __ASM volatile ("wfe"); +} + + +/** + \brief Send Event + \details Send Event is a hint instruction. It causes an event to be signaled to the CPU. + */ +__attribute__((always_inline)) __STATIC_INLINE void __SEV(void) +{ + __ASM volatile ("sev"); +} + + +/** + \brief Instruction Synchronization Barrier + \details Instruction Synchronization Barrier flushes the pipeline in the processor, + so that all instructions following the ISB are fetched from cache or memory, + after the instruction has been completed. + */ +__attribute__((always_inline)) __STATIC_INLINE void __ISB(void) +{ + __ASM volatile ("isb 0xF":::"memory"); +} + + +/** + \brief Data Synchronization Barrier + \details Acts as a special kind of Data Memory Barrier. + It completes when all explicit memory accesses before this instruction complete. + */ +__attribute__((always_inline)) __STATIC_INLINE void __DSB(void) +{ + __ASM volatile ("dsb 0xF":::"memory"); +} + + +/** + \brief Data Memory Barrier + \details Ensures the apparent order of the explicit memory operations before + and after the instruction, without ensuring their completion. + */ +__attribute__((always_inline)) __STATIC_INLINE void __DMB(void) +{ + __ASM volatile ("dmb 0xF":::"memory"); +} + + +/** + \brief Reverse byte order (32 bit) + \details Reverses the byte order in integer value. + \param [in] value Value to reverse + \return Reversed value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value) +{ +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5) + return __builtin_bswap32(value); +#else + uint32_t result; + + __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return(result); +#endif +} + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order in two unsigned short values. + \param [in] value Value to reverse + \return Reversed value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value) +{ + uint32_t result; + + __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return(result); +} + + +/** + \brief Reverse byte order in signed short value + \details Reverses the byte order in a signed short value with sign extension to integer. + \param [in] value Value to reverse + \return Reversed value + */ +__attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value) +{ +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + return (short)__builtin_bswap16(value); +#else + int32_t result; + + __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return(result); +#endif +} + + +/** + \brief Rotate Right in unsigned value (32 bit) + \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. + \param [in] value Value to rotate + \param [in] value Number of Bits to rotate + \return Rotated value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2) +{ + return (op1 >> op2) | (op1 << (32U - op2)); +} + + +/** + \brief Breakpoint + \details Causes the processor to enter Debug state. + Debug tools can use this to investigate system state when the instruction at a particular address is reached. + \param [in] value is ignored by the processor. + If required, a debugger can use it to store additional information about the breakpoint. + */ +#define __BKPT(value) __ASM volatile ("bkpt "#value) + + +/** + \brief Reverse bit order of value + \details Reverses the bit order of the given value. + \param [in] value Value to reverse + \return Reversed value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value) +{ + uint32_t result; + +#if (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U) + __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) ); +#else + int32_t s = 4 /*sizeof(v)*/ * 8 - 1; /* extra shift needed at end */ + + result = value; /* r will be reversed bits of v; first get LSB of v */ + for (value >>= 1U; value; value >>= 1U) + { + result <<= 1U; + result |= value & 1U; + s--; + } + result <<= s; /* shift when v's highest bits are zero */ +#endif + return(result); +} + + +/** + \brief Count leading zeros + \details Counts the number of leading zeros of a data value. + \param [in] value Value to count the leading zeros + \return number of leading zeros in value + */ +#define __CLZ __builtin_clz + + +#if (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U) + +/** + \brief LDR Exclusive (8 bit) + \details Executes a exclusive LDR instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__attribute__((always_inline)) __STATIC_INLINE uint8_t __LDREXB(volatile uint8_t *addr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" ); +#endif + return ((uint8_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDR Exclusive (16 bit) + \details Executes a exclusive LDR instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__attribute__((always_inline)) __STATIC_INLINE uint16_t __LDREXH(volatile uint16_t *addr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" ); +#endif + return ((uint16_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDR Exclusive (32 bit) + \details Executes a exclusive LDR instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr) +{ + uint32_t result; + + __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) ); + return(result); +} + + +/** + \brief STR Exclusive (8 bit) + \details Executes a exclusive STR instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr) +{ + uint32_t result; + + __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) ); + return(result); +} + + +/** + \brief STR Exclusive (16 bit) + \details Executes a exclusive STR instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr) +{ + uint32_t result; + + __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) ); + return(result); +} + + +/** + \brief STR Exclusive (32 bit) + \details Executes a exclusive STR instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr) +{ + uint32_t result; + + __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) ); + return(result); +} + + +/** + \brief Remove the exclusive lock + \details Removes the exclusive lock which is created by LDREX. + */ +__attribute__((always_inline)) __STATIC_INLINE void __CLREX(void) +{ + __ASM volatile ("clrex" ::: "memory"); +} + + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +#define __SSAT(ARG1,ARG2) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1); \ + __ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +#define __USAT(ARG1,ARG2) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1); \ + __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + + +/** + \brief Rotate Right with Extend (32 bit) + \details Moves each bit of a bitstring right by one bit. + The carry input is shifted in at the left end of the bitstring. + \param [in] value Value to rotate + \return Rotated value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __RRX(uint32_t value) +{ + uint32_t result; + + __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return(result); +} + + +/** + \brief LDRT Unprivileged (8 bit) + \details Executes a Unprivileged LDRT instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__attribute__((always_inline)) __STATIC_INLINE uint8_t __LDRBT(volatile uint8_t *addr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*addr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (addr) : "memory" ); +#endif + return ((uint8_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (16 bit) + \details Executes a Unprivileged LDRT instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__attribute__((always_inline)) __STATIC_INLINE uint16_t __LDRHT(volatile uint16_t *addr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*addr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (addr) : "memory" ); +#endif + return ((uint16_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (32 bit) + \details Executes a Unprivileged LDRT instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __LDRT(volatile uint32_t *addr) +{ + uint32_t result; + + __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*addr) ); + return(result); +} + + +/** + \brief STRT Unprivileged (8 bit) + \details Executes a Unprivileged STRT instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__attribute__((always_inline)) __STATIC_INLINE void __STRBT(uint8_t value, volatile uint8_t *addr) +{ + __ASM volatile ("strbt %1, %0" : "=Q" (*addr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (16 bit) + \details Executes a Unprivileged STRT instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__attribute__((always_inline)) __STATIC_INLINE void __STRHT(uint16_t value, volatile uint16_t *addr) +{ + __ASM volatile ("strht %1, %0" : "=Q" (*addr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (32 bit) + \details Executes a Unprivileged STRT instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__attribute__((always_inline)) __STATIC_INLINE void __STRT(uint32_t value, volatile uint32_t *addr) +{ + __ASM volatile ("strt %1, %0" : "=Q" (*addr) : "r" (value) ); +} + +#endif /* (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U) */ + +/*@}*/ /* end of group CMSIS_Core_InstructionInterface */ + + +/* ################### Compiler specific Intrinsics ########################### */ +/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics + Access to dedicated SIMD instructions + @{ +*/ + +#if (__CORTEX_M >= 0x04U) /* only for Cortex-M4 and above */ + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#define __SSAT16(ARG1,ARG2) \ +({ \ + int32_t __RES, __ARG1 = (ARG1); \ + __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + +#define __USAT16(ARG1,ARG2) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1); \ + __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1) +{ + uint32_t result; + + __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1)); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1) +{ + uint32_t result; + + __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1)); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUAD (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSD (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SEL (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE int32_t __QADD( int32_t op1, int32_t op2) +{ + int32_t result; + + __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE int32_t __QSUB( int32_t op1, int32_t op2) +{ + int32_t result; + + __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +#define __PKHBT(ARG1,ARG2,ARG3) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \ + __ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \ + __RES; \ + }) + +#define __PKHTB(ARG1,ARG2,ARG3) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \ + if (ARG3 == 0) \ + __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2) ); \ + else \ + __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \ + __RES; \ + }) + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3) +{ + int32_t result; + + __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#endif /* (__CORTEX_M >= 0x04) */ +/*@} end of group CMSIS_SIMD_intrinsics */ + + +#if defined ( __GNUC__ ) +#pragma GCC diagnostic pop +#endif + +#endif /* __CMSIS_GCC_H */ diff --git a/system/include/cmsis/core_cm0.h b/system/include/cmsis/core_cm0.h new file mode 100644 index 0000000..a881376 --- /dev/null +++ b/system/include/cmsis/core_cm0.h @@ -0,0 +1,811 @@ +/**************************************************************************//** + * @file core_cm0.h + * @brief CMSIS Cortex-M0 Core Peripheral Access Layer Header File + * @version V4.30 + * @date 20. October 2015 + ******************************************************************************/ +/* Copyright (c) 2009 - 2015 ARM LIMITED + + All rights reserved. + Redistribution and use in source and binary forms, with or without + modification, are permitted provided that the following conditions are met: + - Redistributions of source code must retain the above copyright + notice, this list of conditions and the following disclaimer. + - Redistributions in binary form must reproduce the above copyright + notice, this list of conditions and the following disclaimer in the + documentation and/or other materials provided with the distribution. + - Neither the name of ARM nor the names of its contributors may be used + to endorse or promote products derived from this software without + specific prior written permission. + * + THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE + LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS + INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN + CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) + ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE + POSSIBILITY OF SUCH DAMAGE. + ---------------------------------------------------------------------------*/ + + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM0_H_GENERIC +#define __CORE_CM0_H_GENERIC + +// [ILG] +#if defined ( __GNUC__ ) +#pragma GCC diagnostic push +#pragma GCC diagnostic ignored "-Wsign-conversion" +#pragma GCC diagnostic ignored "-Wconversion" +#pragma GCC diagnostic ignored "-Wunused-parameter" +#endif + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M0 + @{ + */ + +/* CMSIS CM0 definitions */ +#define __CM0_CMSIS_VERSION_MAIN (0x04U) /*!< [31:16] CMSIS HAL main version */ +#define __CM0_CMSIS_VERSION_SUB (0x1EU) /*!< [15:0] CMSIS HAL sub version */ +#define __CM0_CMSIS_VERSION ((__CM0_CMSIS_VERSION_MAIN << 16U) | \ + __CM0_CMSIS_VERSION_SUB ) /*!< CMSIS HAL version number */ + +#define __CORTEX_M (0x00U) /*!< Cortex-M Core */ + + +#if defined ( __CC_ARM ) + #define __ASM __asm /*!< asm keyword for ARM Compiler */ + #define __INLINE __inline /*!< inline keyword for ARM Compiler */ + #define __STATIC_INLINE static __inline + +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #define __ASM __asm /*!< asm keyword for ARM Compiler */ + #define __INLINE __inline /*!< inline keyword for ARM Compiler */ + #define __STATIC_INLINE static __inline + +#elif defined ( __GNUC__ ) + #define __ASM __asm /*!< asm keyword for GNU Compiler */ + #define __INLINE inline /*!< inline keyword for GNU Compiler */ + #define __STATIC_INLINE static inline + +#elif defined ( __ICCARM__ ) + #define __ASM __asm /*!< asm keyword for IAR Compiler */ + #define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */ + #define __STATIC_INLINE static inline + +#elif defined ( __TMS470__ ) + #define __ASM __asm /*!< asm keyword for TI CCS Compiler */ + #define __STATIC_INLINE static inline + +#elif defined ( __TASKING__ ) + #define __ASM __asm /*!< asm keyword for TASKING Compiler */ + #define __INLINE inline /*!< inline keyword for TASKING Compiler */ + #define __STATIC_INLINE static inline + +#elif defined ( __CSMC__ ) + #define __packed + #define __ASM _asm /*!< asm keyword for COSMIC Compiler */ + #define __INLINE inline /*!< inline keyword for COSMIC Compiler. Use -pc99 on compile line */ + #define __STATIC_INLINE static inline + +#else + #error Unknown compiler +#endif + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_PCS_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TMS470__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "core_cmInstr.h" /* Core Instruction Access */ +#include "core_cmFunc.h" /* Core Function Access */ + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM0_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM0_H_DEPENDANT +#define __CORE_CM0_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM0_REV + #define __CM0_REV 0x0000U + #warning "__CM0_REV not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M0 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t _reserved0:1; /*!< bit: 0 Reserved */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[31U]; + __IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[31U]; + __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[31U]; + __IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[31U]; + uint32_t RESERVED4[64U]; + __IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + uint32_t RESERVED0; + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED1; + __IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. + Therefore they are not covered by the Cortex-M0 header file. + @{ + */ +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) ((value << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) ((value & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Cortex-M0 Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +/* Interrupt Priorities are WORD accessible only under ARMv6M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) +#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) +#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) + + +/** + \brief Enable External Interrupt + \details Enables a device-specific interrupt in the NVIC interrupt controller. + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) +{ + NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)); +} + + +/** + \brief Disable External Interrupt + \details Disables a device-specific interrupt in the NVIC interrupt controller. + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) +{ + NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)); +} + + +/** + \brief Get Pending Interrupt + \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt. + \param [in] IRQn Interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + */ +__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of an external interrupt. + \param [in] IRQn Interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)); +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of an external interrupt. + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)); +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of an interrupt. + \note The priority cannot be set for every core interrupt. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + */ +__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) < 0) + { + SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of an interrupt. + The interrupt number can be positive to specify an external (device specific) interrupt, + or negative to specify an internal (core) interrupt. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) < 0) + { + return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__STATIC_INLINE void NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM0_H_DEPENDANT */ + +// [ILG] +#if defined ( __GNUC__ ) +#pragma GCC diagnostic pop +#endif + +#endif /* __CMSIS_GENERIC */ diff --git a/system/include/cmsis/core_cm0plus.h b/system/include/cmsis/core_cm0plus.h new file mode 100644 index 0000000..dd2559a --- /dev/null +++ b/system/include/cmsis/core_cm0plus.h @@ -0,0 +1,927 @@ +/**************************************************************************//** + * @file core_cm0plus.h + * @brief CMSIS Cortex-M0+ Core Peripheral Access Layer Header File + * @version V4.30 + * @date 20. October 2015 + ******************************************************************************/ +/* Copyright (c) 2009 - 2015 ARM LIMITED + + All rights reserved. + Redistribution and use in source and binary forms, with or without + modification, are permitted provided that the following conditions are met: + - Redistributions of source code must retain the above copyright + notice, this list of conditions and the following disclaimer. + - Redistributions in binary form must reproduce the above copyright + notice, this list of conditions and the following disclaimer in the + documentation and/or other materials provided with the distribution. + - Neither the name of ARM nor the names of its contributors may be used + to endorse or promote products derived from this software without + specific prior written permission. + * + THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE + LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS + INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN + CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) + ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE + POSSIBILITY OF SUCH DAMAGE. + ---------------------------------------------------------------------------*/ + + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM0PLUS_H_GENERIC +#define __CORE_CM0PLUS_H_GENERIC + +// [ILG] +#if defined ( __GNUC__ ) +#pragma GCC diagnostic push +#pragma GCC diagnostic ignored "-Wsign-conversion" +#pragma GCC diagnostic ignored "-Wconversion" +#pragma GCC diagnostic ignored "-Wunused-parameter" +#endif + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex-M0+ + @{ + */ + +/* CMSIS CM0+ definitions */ +#define __CM0PLUS_CMSIS_VERSION_MAIN (0x04U) /*!< [31:16] CMSIS HAL main version */ +#define __CM0PLUS_CMSIS_VERSION_SUB (0x1EU) /*!< [15:0] CMSIS HAL sub version */ +#define __CM0PLUS_CMSIS_VERSION ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \ + __CM0PLUS_CMSIS_VERSION_SUB ) /*!< CMSIS HAL version number */ + +#define __CORTEX_M (0x00U) /*!< Cortex-M Core */ + + +#if defined ( __CC_ARM ) + #define __ASM __asm /*!< asm keyword for ARM Compiler */ + #define __INLINE __inline /*!< inline keyword for ARM Compiler */ + #define __STATIC_INLINE static __inline + +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #define __ASM __asm /*!< asm keyword for ARM Compiler */ + #define __INLINE __inline /*!< inline keyword for ARM Compiler */ + #define __STATIC_INLINE static __inline + +#elif defined ( __GNUC__ ) + #define __ASM __asm /*!< asm keyword for GNU Compiler */ + #define __INLINE inline /*!< inline keyword for GNU Compiler */ + #define __STATIC_INLINE static inline + +#elif defined ( __ICCARM__ ) + #define __ASM __asm /*!< asm keyword for IAR Compiler */ + #define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */ + #define __STATIC_INLINE static inline + +#elif defined ( __TMS470__ ) + #define __ASM __asm /*!< asm keyword for TI CCS Compiler */ + #define __STATIC_INLINE static inline + +#elif defined ( __TASKING__ ) + #define __ASM __asm /*!< asm keyword for TASKING Compiler */ + #define __INLINE inline /*!< inline keyword for TASKING Compiler */ + #define __STATIC_INLINE static inline + +#elif defined ( __CSMC__ ) + #define __packed + #define __ASM _asm /*!< asm keyword for COSMIC Compiler */ + #define __INLINE inline /*!< inline keyword for COSMIC Compiler. Use -pc99 on compile line */ + #define __STATIC_INLINE static inline + +#else + #error Unknown compiler +#endif + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_PCS_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TMS470__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "core_cmInstr.h" /* Core Instruction Access */ +#include "core_cmFunc.h" /* Core Function Access */ + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM0PLUS_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM0PLUS_H_DEPENDANT +#define __CORE_CM0PLUS_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM0PLUS_REV + #define __CM0PLUS_REV 0x0000U + #warning "__CM0PLUS_REV not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __VTOR_PRESENT + #define __VTOR_PRESENT 0U + #warning "__VTOR_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex-M0+ */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core MPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[31U]; + __IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[31U]; + __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[31U]; + __IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[31U]; + uint32_t RESERVED4[64U]; + __IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ +#if (__VTOR_PRESENT == 1U) + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ +#else + uint32_t RESERVED0; +#endif + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED1; + __IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +#if (__VTOR_PRESENT == 1U) +/* SCB Interrupt Control State Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 8U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ +#endif + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + +#if (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ +} MPU_Type; + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 8U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0xFFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. + Therefore they are not covered by the Cortex-M0+ header file. + @{ + */ +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) ((value << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) ((value & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Cortex-M0+ Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + +#if (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +/* Interrupt Priorities are WORD accessible only under ARMv6M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) +#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) +#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) + + +/** + \brief Enable External Interrupt + \details Enables a device-specific interrupt in the NVIC interrupt controller. + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) +{ + NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)); +} + + +/** + \brief Disable External Interrupt + \details Disables a device-specific interrupt in the NVIC interrupt controller. + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) +{ + NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)); +} + + +/** + \brief Get Pending Interrupt + \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt. + \param [in] IRQn Interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + */ +__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of an external interrupt. + \param [in] IRQn Interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)); +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of an external interrupt. + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)); +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of an interrupt. + \note The priority cannot be set for every core interrupt. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + */ +__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) < 0) + { + SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of an interrupt. + The interrupt number can be positive to specify an external (device specific) interrupt, + or negative to specify an internal (core) interrupt. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) < 0) + { + return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__STATIC_INLINE void NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM0PLUS_H_DEPENDANT */ + +// [ILG] +#if defined ( __GNUC__ ) +#pragma GCC diagnostic pop +#endif + +#endif /* __CMSIS_GENERIC */ diff --git a/system/include/cmsis/core_cm3.h b/system/include/cmsis/core_cm3.h new file mode 100644 index 0000000..c8a4d3d --- /dev/null +++ b/system/include/cmsis/core_cm3.h @@ -0,0 +1,1776 @@ +/**************************************************************************//** + * @file core_cm3.h + * @brief CMSIS Cortex-M3 Core Peripheral Access Layer Header File + * @version V4.30 + * @date 20. October 2015 + ******************************************************************************/ +/* Copyright (c) 2009 - 2015 ARM LIMITED + + All rights reserved. + Redistribution and use in source and binary forms, with or without + modification, are permitted provided that the following conditions are met: + - Redistributions of source code must retain the above copyright + notice, this list of conditions and the following disclaimer. + - Redistributions in binary form must reproduce the above copyright + notice, this list of conditions and the following disclaimer in the + documentation and/or other materials provided with the distribution. + - Neither the name of ARM nor the names of its contributors may be used + to endorse or promote products derived from this software without + specific prior written permission. + * + THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE + LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS + INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN + CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) + ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE + POSSIBILITY OF SUCH DAMAGE. + ---------------------------------------------------------------------------*/ + + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM3_H_GENERIC +#define __CORE_CM3_H_GENERIC + +// [ILG] +#if defined ( __GNUC__ ) +#pragma GCC diagnostic push +#pragma GCC diagnostic ignored "-Wsign-conversion" +#pragma GCC diagnostic ignored "-Wconversion" +#pragma GCC diagnostic ignored "-Wunused-parameter" +#endif + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M3 + @{ + */ + +/* CMSIS CM3 definitions */ +#define __CM3_CMSIS_VERSION_MAIN (0x04U) /*!< [31:16] CMSIS HAL main version */ +#define __CM3_CMSIS_VERSION_SUB (0x1EU) /*!< [15:0] CMSIS HAL sub version */ +#define __CM3_CMSIS_VERSION ((__CM3_CMSIS_VERSION_MAIN << 16U) | \ + __CM3_CMSIS_VERSION_SUB ) /*!< CMSIS HAL version number */ + +#define __CORTEX_M (0x03U) /*!< Cortex-M Core */ + + +#if defined ( __CC_ARM ) + #define __ASM __asm /*!< asm keyword for ARM Compiler */ + #define __INLINE __inline /*!< inline keyword for ARM Compiler */ + #define __STATIC_INLINE static __inline + +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #define __ASM __asm /*!< asm keyword for ARM Compiler */ + #define __INLINE __inline /*!< inline keyword for ARM Compiler */ + #define __STATIC_INLINE static __inline + +#elif defined ( __GNUC__ ) + #define __ASM __asm /*!< asm keyword for GNU Compiler */ + #define __INLINE inline /*!< inline keyword for GNU Compiler */ + #define __STATIC_INLINE static inline + +#elif defined ( __ICCARM__ ) + #define __ASM __asm /*!< asm keyword for IAR Compiler */ + #define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */ + #define __STATIC_INLINE static inline + +#elif defined ( __TMS470__ ) + #define __ASM __asm /*!< asm keyword for TI CCS Compiler */ + #define __STATIC_INLINE static inline + +#elif defined ( __TASKING__ ) + #define __ASM __asm /*!< asm keyword for TASKING Compiler */ + #define __INLINE inline /*!< inline keyword for TASKING Compiler */ + #define __STATIC_INLINE static inline + +#elif defined ( __CSMC__ ) + #define __packed + #define __ASM _asm /*!< asm keyword for COSMIC Compiler */ + #define __INLINE inline /*!< inline keyword for COSMIC Compiler. Use -pc99 on compile line */ + #define __STATIC_INLINE static inline + +#else + #error Unknown compiler +#endif + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_PCS_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TMS470__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "core_cmInstr.h" /* Core Instruction Access */ +#include "core_cmFunc.h" /* Core Function Access */ + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM3_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM3_H_DEPENDANT +#define __CORE_CM3_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM3_REV + #define __CM3_REV 0x0200U + #warning "__CM3_REV not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 4U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M3 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_IT_Pos 25U /*!< xPSR: IT Position */ +#define xPSR_IT_Msk (3UL << xPSR_IT_Pos) /*!< xPSR: IT Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[8U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[24U]; + __IOM uint32_t ICER[8U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[24U]; + __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[24U]; + __IOM uint32_t ICPR[8U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[24U]; + __IOM uint32_t IABR[8U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[56U]; + __IOM uint8_t IP[240U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED5[644U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHP[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ISAR[5U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + uint32_t RESERVED0[5U]; + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#if (__CM3_REV < 0x0201U) /* core r2p1 */ +#define SCB_VTOR_TBLBASE_Pos 29U /*!< SCB VTOR: TBLBASE Position */ +#define SCB_VTOR_TBLBASE_Msk (1UL << SCB_VTOR_TBLBASE_Pos) /*!< SCB VTOR: TBLBASE Mask */ + +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ +#else +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ +#endif + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +#define SCB_AIRCR_VECTRESET_Pos 0U /*!< SCB AIRCR: VECTRESET Position */ +#define SCB_AIRCR_VECTRESET_Msk (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/) /*!< SCB AIRCR: VECTRESET Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +#define SCB_CCR_NONBASETHRDENA_Pos 0U /*!< SCB CCR: NONBASETHRDENA Position */ +#define SCB_CCR_NONBASETHRDENA_Msk (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/) /*!< SCB CCR: NONBASETHRDENA Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ +#if ((defined __CM3_REV) && (__CM3_REV >= 0x200U)) + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +#else + uint32_t RESERVED1[1U]; +#endif +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/* Auxiliary Control Register Definitions */ + +#define SCnSCB_ACTLR_DISFOLD_Pos 2U /*!< ACTLR: DISFOLD Position */ +#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */ + +#define SCnSCB_ACTLR_DISDEFWBUF_Pos 1U /*!< ACTLR: DISDEFWBUF Position */ +#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) /*!< ACTLR: DISDEFWBUF Mask */ + +#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */ +#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[29U]; + __OM uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */ + __IM uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */ + __IOM uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */ + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[6U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TraceBusID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPrescale_Pos 8U /*!< ITM TCR: TSPrescale Position */ +#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Integration Write Register Definitions */ +#define ITM_IWR_ATVALIDM_Pos 0U /*!< ITM IWR: ATVALIDM Position */ +#define ITM_IWR_ATVALIDM_Msk (1UL /*<< ITM_IWR_ATVALIDM_Pos*/) /*!< ITM IWR: ATVALIDM Mask */ + +/* ITM Integration Read Register Definitions */ +#define ITM_IRR_ATREADYM_Pos 0U /*!< ITM IRR: ATREADYM Position */ +#define ITM_IRR_ATREADYM_Msk (1UL /*<< ITM_IRR_ATREADYM_Pos*/) /*!< ITM IRR: ATREADYM Mask */ + +/* ITM Integration Mode Control Register Definitions */ +#define ITM_IMCR_INTEGRATION_Pos 0U /*!< ITM IMCR: INTEGRATION Position */ +#define ITM_IMCR_INTEGRATION_Msk (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/) /*!< ITM IMCR: INTEGRATION Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + __IOM uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED0[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + __IOM uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + __IOM uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + __IOM uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Mask Register Definitions */ +#define DWT_MASK_MASK_Pos 0U /*!< DWT MASK: MASK Position */ +#define DWT_MASK_MASK_Msk (0x1FUL /*<< DWT_MASK_MASK_Pos*/) /*!< DWT MASK: MASK Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVADDR1_Pos 16U /*!< DWT FUNCTION: DATAVADDR1 Position */ +#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ + +#define DWT_FUNCTION_DATAVADDR0_Pos 12U /*!< DWT FUNCTION: DATAVADDR0 Position */ +#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_LNK1ENA_Pos 9U /*!< DWT FUNCTION: LNK1ENA Position */ +#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ + +#define DWT_FUNCTION_DATAVMATCH_Pos 8U /*!< DWT FUNCTION: DATAVMATCH Position */ +#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ + +#define DWT_FUNCTION_CYCMATCH_Pos 7U /*!< DWT FUNCTION: CYCMATCH Position */ +#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ + +#define DWT_FUNCTION_EMITRANGE_Pos 5U /*!< DWT FUNCTION: EMITRANGE Position */ +#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ + +#define DWT_FUNCTION_FUNCTION_Pos 0U /*!< DWT FUNCTION: FUNCTION Position */ +#define DWT_FUNCTION_FUNCTION_Msk (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IOM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER */ + __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ + __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ + __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration ETM Data Register Definitions (FIFO0) */ +#define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */ +#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ + +#define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */ +#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ + +#define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */ +#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ + +#define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */ +#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ + +#define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */ +#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ + +#define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */ +#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ + +#define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */ +#define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */ + +/* TPI ITATBCTR2 Register Definitions */ +#define TPI_ITATBCTR2_ATREADY_Pos 0U /*!< TPI ITATBCTR2: ATREADY Position */ +#define TPI_ITATBCTR2_ATREADY_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/) /*!< TPI ITATBCTR2: ATREADY Mask */ + +/* TPI Integration ITM Data Register Definitions (FIFO1) */ +#define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */ +#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ + +#define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */ +#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ + +#define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */ +#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ + +#define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */ +#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ + +#define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */ +#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ + +#define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */ +#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ + +#define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */ +#define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */ + +/* TPI ITATBCTR0 Register Definitions */ +#define TPI_ITATBCTR0_ATREADY_Pos 0U /*!< TPI ITATBCTR0: ATREADY Position */ +#define TPI_ITATBCTR0_ATREADY_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/) /*!< TPI ITATBCTR0: ATREADY Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */ +#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ + +#define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */ +#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_MajorType_Pos 4U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +#define TPI_DEVTYPE_SubType_Pos 0U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ + __IOM uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ + __IOM uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ + __IOM uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ +} MPU_Type; + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) ((value << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) ((value & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Cortex-M3 Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ +#define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ +#define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ +#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ +#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ +#define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ +#define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ +#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ + +#if (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << 8U) ); /* Insert write key and priorty group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable External Interrupt + \details Enables a device-specific interrupt in the NVIC interrupt controller. + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) +{ + NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)); +} + + +/** + \brief Disable External Interrupt + \details Disables a device-specific interrupt in the NVIC interrupt controller. + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) +{ + NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)); +} + + +/** + \brief Get Pending Interrupt + \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt. + \param [in] IRQn Interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + */ +__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of an external interrupt. + \param [in] IRQn Interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)); +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of an external interrupt. + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)); +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in NVIC and returns the active bit. + \param [in] IRQn Interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + */ +__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn) +{ + return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of an interrupt. + \note The priority cannot be set for every core interrupt. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + */ +__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) < 0) + { + SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + NVIC->IP[((uint32_t)(int32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of an interrupt. + The interrupt number can be positive to specify an external (device specific) interrupt, + or negative to specify an internal (core) interrupt. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) < 0) + { + return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__STATIC_INLINE void NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY 0x5AA55AA5U /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM3_H_DEPENDANT */ + +// [ILG] +#if defined ( __GNUC__ ) +#pragma GCC diagnostic pop +#endif + +#endif /* __CMSIS_GENERIC */ diff --git a/system/include/cmsis/core_cm4.h b/system/include/cmsis/core_cm4.h new file mode 100644 index 0000000..e62f7af --- /dev/null +++ b/system/include/cmsis/core_cm4.h @@ -0,0 +1,1950 @@ +/**************************************************************************//** + * @file core_cm4.h + * @brief CMSIS Cortex-M4 Core Peripheral Access Layer Header File + * @version V4.30 + * @date 20. October 2015 + ******************************************************************************/ +/* Copyright (c) 2009 - 2015 ARM LIMITED + + All rights reserved. + Redistribution and use in source and binary forms, with or without + modification, are permitted provided that the following conditions are met: + - Redistributions of source code must retain the above copyright + notice, this list of conditions and the following disclaimer. + - Redistributions in binary form must reproduce the above copyright + notice, this list of conditions and the following disclaimer in the + documentation and/or other materials provided with the distribution. + - Neither the name of ARM nor the names of its contributors may be used + to endorse or promote products derived from this software without + specific prior written permission. + * + THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE + LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS + INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN + CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) + ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE + POSSIBILITY OF SUCH DAMAGE. + ---------------------------------------------------------------------------*/ + + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM4_H_GENERIC +#define __CORE_CM4_H_GENERIC + +// [ILG] +#if defined ( __GNUC__ ) +#pragma GCC diagnostic push +#pragma GCC diagnostic ignored "-Wsign-conversion" +#pragma GCC diagnostic ignored "-Wconversion" +#pragma GCC diagnostic ignored "-Wunused-parameter" +#endif + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M4 + @{ + */ + +/* CMSIS CM4 definitions */ +#define __CM4_CMSIS_VERSION_MAIN (0x04U) /*!< [31:16] CMSIS HAL main version */ +#define __CM4_CMSIS_VERSION_SUB (0x1EU) /*!< [15:0] CMSIS HAL sub version */ +#define __CM4_CMSIS_VERSION ((__CM4_CMSIS_VERSION_MAIN << 16U) | \ + __CM4_CMSIS_VERSION_SUB ) /*!< CMSIS HAL version number */ + +#define __CORTEX_M (0x04U) /*!< Cortex-M Core */ + + +#if defined ( __CC_ARM ) + #define __ASM __asm /*!< asm keyword for ARM Compiler */ + #define __INLINE __inline /*!< inline keyword for ARM Compiler */ + #define __STATIC_INLINE static __inline + +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #define __ASM __asm /*!< asm keyword for ARM Compiler */ + #define __INLINE __inline /*!< inline keyword for ARM Compiler */ + #define __STATIC_INLINE static __inline + +#elif defined ( __GNUC__ ) + #define __ASM __asm /*!< asm keyword for GNU Compiler */ + #define __INLINE inline /*!< inline keyword for GNU Compiler */ + #define __STATIC_INLINE static inline + +#elif defined ( __ICCARM__ ) + #define __ASM __asm /*!< asm keyword for IAR Compiler */ + #define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */ + #define __STATIC_INLINE static inline + +#elif defined ( __TMS470__ ) + #define __ASM __asm /*!< asm keyword for TI CCS Compiler */ + #define __STATIC_INLINE static inline + +#elif defined ( __TASKING__ ) + #define __ASM __asm /*!< asm keyword for TASKING Compiler */ + #define __INLINE inline /*!< inline keyword for TASKING Compiler */ + #define __STATIC_INLINE static inline + +#elif defined ( __CSMC__ ) + #define __packed + #define __ASM _asm /*!< asm keyword for COSMIC Compiler */ + #define __INLINE inline /*!< inline keyword for COSMIC Compiler. Use -pc99 on compile line */ + #define __STATIC_INLINE static inline + +#else + #error Unknown compiler +#endif + +/** __FPU_USED indicates whether an FPU is used or not. + For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. +*/ +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #if (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_PCS_VFP + #if (__FPU_PRESENT == 1) + #define __FPU_USED 1U + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #if (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #if (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TMS470__ ) + #if defined __TI_VFP_SUPPORT__ + #if (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #if (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #if (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#endif + +#include "core_cmInstr.h" /* Core Instruction Access */ +#include "core_cmFunc.h" /* Core Function Access */ +#include "core_cmSimd.h" /* Compiler specific SIMD Intrinsics */ + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM4_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM4_H_DEPENDANT +#define __CORE_CM4_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM4_REV + #define __CM4_REV 0x0000U + #warning "__CM4_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 4U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M4 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core FPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + +#define APSR_GE_Pos 16U /*!< APSR: GE Position */ +#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_IT_Pos 25U /*!< xPSR: IT Position */ +#define xPSR_IT_Msk (3UL << xPSR_IT_Pos) /*!< xPSR: IT Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ +#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */ + uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ +#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ + +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[8U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[24U]; + __IOM uint32_t ICER[8U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[24U]; + __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[24U]; + __IOM uint32_t ICPR[8U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[24U]; + __IOM uint32_t IABR[8U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[56U]; + __IOM uint8_t IP[240U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED5[644U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHP[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ISAR[5U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + uint32_t RESERVED0[5U]; + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +#define SCB_AIRCR_VECTRESET_Pos 0U /*!< SCB AIRCR: VECTRESET Position */ +#define SCB_AIRCR_VECTRESET_Msk (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/) /*!< SCB AIRCR: VECTRESET Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +#define SCB_CCR_NONBASETHRDENA_Pos 0U /*!< SCB CCR: NONBASETHRDENA Position */ +#define SCB_CCR_NONBASETHRDENA_Msk (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/) /*!< SCB CCR: NONBASETHRDENA Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/* Auxiliary Control Register Definitions */ +#define SCnSCB_ACTLR_DISOOFP_Pos 9U /*!< ACTLR: DISOOFP Position */ +#define SCnSCB_ACTLR_DISOOFP_Msk (1UL << SCnSCB_ACTLR_DISOOFP_Pos) /*!< ACTLR: DISOOFP Mask */ + +#define SCnSCB_ACTLR_DISFPCA_Pos 8U /*!< ACTLR: DISFPCA Position */ +#define SCnSCB_ACTLR_DISFPCA_Msk (1UL << SCnSCB_ACTLR_DISFPCA_Pos) /*!< ACTLR: DISFPCA Mask */ + +#define SCnSCB_ACTLR_DISFOLD_Pos 2U /*!< ACTLR: DISFOLD Position */ +#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */ + +#define SCnSCB_ACTLR_DISDEFWBUF_Pos 1U /*!< ACTLR: DISDEFWBUF Position */ +#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) /*!< ACTLR: DISDEFWBUF Mask */ + +#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */ +#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[29U]; + __OM uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */ + __IM uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */ + __IOM uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */ + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[6U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TraceBusID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPrescale_Pos 8U /*!< ITM TCR: TSPrescale Position */ +#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Integration Write Register Definitions */ +#define ITM_IWR_ATVALIDM_Pos 0U /*!< ITM IWR: ATVALIDM Position */ +#define ITM_IWR_ATVALIDM_Msk (1UL /*<< ITM_IWR_ATVALIDM_Pos*/) /*!< ITM IWR: ATVALIDM Mask */ + +/* ITM Integration Read Register Definitions */ +#define ITM_IRR_ATREADYM_Pos 0U /*!< ITM IRR: ATREADYM Position */ +#define ITM_IRR_ATREADYM_Msk (1UL /*<< ITM_IRR_ATREADYM_Pos*/) /*!< ITM IRR: ATREADYM Mask */ + +/* ITM Integration Mode Control Register Definitions */ +#define ITM_IMCR_INTEGRATION_Pos 0U /*!< ITM IMCR: INTEGRATION Position */ +#define ITM_IMCR_INTEGRATION_Msk (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/) /*!< ITM IMCR: INTEGRATION Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + __IOM uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED0[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + __IOM uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + __IOM uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + __IOM uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Mask Register Definitions */ +#define DWT_MASK_MASK_Pos 0U /*!< DWT MASK: MASK Position */ +#define DWT_MASK_MASK_Msk (0x1FUL /*<< DWT_MASK_MASK_Pos*/) /*!< DWT MASK: MASK Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVADDR1_Pos 16U /*!< DWT FUNCTION: DATAVADDR1 Position */ +#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ + +#define DWT_FUNCTION_DATAVADDR0_Pos 12U /*!< DWT FUNCTION: DATAVADDR0 Position */ +#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_LNK1ENA_Pos 9U /*!< DWT FUNCTION: LNK1ENA Position */ +#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ + +#define DWT_FUNCTION_DATAVMATCH_Pos 8U /*!< DWT FUNCTION: DATAVMATCH Position */ +#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ + +#define DWT_FUNCTION_CYCMATCH_Pos 7U /*!< DWT FUNCTION: CYCMATCH Position */ +#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ + +#define DWT_FUNCTION_EMITRANGE_Pos 5U /*!< DWT FUNCTION: EMITRANGE Position */ +#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ + +#define DWT_FUNCTION_FUNCTION_Pos 0U /*!< DWT FUNCTION: FUNCTION Position */ +#define DWT_FUNCTION_FUNCTION_Msk (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IOM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER */ + __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ + __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ + __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration ETM Data Register Definitions (FIFO0) */ +#define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */ +#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ + +#define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */ +#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ + +#define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */ +#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ + +#define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */ +#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ + +#define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */ +#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ + +#define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */ +#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ + +#define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */ +#define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */ + +/* TPI ITATBCTR2 Register Definitions */ +#define TPI_ITATBCTR2_ATREADY_Pos 0U /*!< TPI ITATBCTR2: ATREADY Position */ +#define TPI_ITATBCTR2_ATREADY_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/) /*!< TPI ITATBCTR2: ATREADY Mask */ + +/* TPI Integration ITM Data Register Definitions (FIFO1) */ +#define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */ +#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ + +#define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */ +#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ + +#define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */ +#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ + +#define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */ +#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ + +#define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */ +#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ + +#define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */ +#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ + +#define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */ +#define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */ + +/* TPI ITATBCTR0 Register Definitions */ +#define TPI_ITATBCTR0_ATREADY_Pos 0U /*!< TPI ITATBCTR0: ATREADY Position */ +#define TPI_ITATBCTR0_ATREADY_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/) /*!< TPI ITATBCTR0: ATREADY Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */ +#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ + +#define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */ +#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_MajorType_Pos 4U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +#define TPI_DEVTYPE_SubType_Pos 0U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ + __IOM uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ + __IOM uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ + __IOM uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ +} MPU_Type; + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +#if (__FPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_FPU Floating Point Unit (FPU) + \brief Type definitions for the Floating Point Unit (FPU) + @{ + */ + +/** + \brief Structure type to access the Floating Point Unit (FPU). + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ + __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ + __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ + __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ +} FPU_Type; + +/* Floating-Point Context Control Register Definitions */ +#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ +#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ + +#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ +#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ + +#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ +#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ + +#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ +#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ + +#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ +#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ + +#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ +#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ + +#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ +#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ + +#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ +#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ + +#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ +#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ + +/* Floating-Point Context Address Register Definitions */ +#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ +#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ + +/* Floating-Point Default Status Control Register Definitions */ +#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ +#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ + +#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ +#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ + +#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ +#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ + +#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ +#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ + +/* Media and FP Feature Register 0 Definitions */ +#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ +#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ + +#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ +#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ + +#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ +#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ + +#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ +#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ + +#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ +#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ + +#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ +#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ + +#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ +#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ + +#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ +#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ + +/* Media and FP Feature Register 1 Definitions */ +#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ +#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ + +#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ +#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ + +#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ +#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ + +#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ +#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ + +/*@} end of group CMSIS_FPU */ +#endif + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) ((value << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) ((value & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Cortex-M4 Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ +#define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ +#define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ +#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ +#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ +#define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ +#define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ +#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ + +#if (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +#if (__FPU_PRESENT == 1U) + #define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ + #define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ +#endif + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << 8U) ); /* Insert write key and priorty group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable External Interrupt + \details Enables a device-specific interrupt in the NVIC interrupt controller. + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) +{ + NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)); +} + + +/** + \brief Disable External Interrupt + \details Disables a device-specific interrupt in the NVIC interrupt controller. + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) +{ + NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)); +} + + +/** + \brief Get Pending Interrupt + \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt. + \param [in] IRQn Interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + */ +__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of an external interrupt. + \param [in] IRQn Interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)); +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of an external interrupt. + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)); +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in NVIC and returns the active bit. + \param [in] IRQn Interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + */ +__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn) +{ + return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of an interrupt. + \note The priority cannot be set for every core interrupt. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + */ +__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) < 0) + { + SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + NVIC->IP[((uint32_t)(int32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of an interrupt. + The interrupt number can be positive to specify an external (device specific) interrupt, + or negative to specify an internal (core) interrupt. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) < 0) + { + return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__STATIC_INLINE void NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY 0x5AA55AA5U /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM4_H_DEPENDANT */ + +// [ILG] +#if defined ( __GNUC__ ) +#pragma GCC diagnostic pop +#endif + +#endif /* __CMSIS_GENERIC */ diff --git a/system/include/cmsis/core_cm7.h b/system/include/cmsis/core_cm7.h new file mode 100644 index 0000000..b7d370b --- /dev/null +++ b/system/include/cmsis/core_cm7.h @@ -0,0 +1,2525 @@ +/**************************************************************************//** + * @file core_cm7.h + * @brief CMSIS Cortex-M7 Core Peripheral Access Layer Header File + * @version V4.30 + * @date 20. October 2015 + ******************************************************************************/ +/* Copyright (c) 2009 - 2015 ARM LIMITED + + All rights reserved. + Redistribution and use in source and binary forms, with or without + modification, are permitted provided that the following conditions are met: + - Redistributions of source code must retain the above copyright + notice, this list of conditions and the following disclaimer. + - Redistributions in binary form must reproduce the above copyright + notice, this list of conditions and the following disclaimer in the + documentation and/or other materials provided with the distribution. + - Neither the name of ARM nor the names of its contributors may be used + to endorse or promote products derived from this software without + specific prior written permission. + * + THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE + LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS + INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN + CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) + ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE + POSSIBILITY OF SUCH DAMAGE. + ---------------------------------------------------------------------------*/ + + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM7_H_GENERIC +#define __CORE_CM7_H_GENERIC + +// [ILG] +#if defined ( __GNUC__ ) +#pragma GCC diagnostic push +#pragma GCC diagnostic ignored "-Wsign-conversion" +#pragma GCC diagnostic ignored "-Wconversion" +#pragma GCC diagnostic ignored "-Wunused-parameter" +#endif + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M7 + @{ + */ + +/* CMSIS CM7 definitions */ +#define __CM7_CMSIS_VERSION_MAIN (0x04U) /*!< [31:16] CMSIS HAL main version */ +#define __CM7_CMSIS_VERSION_SUB (0x1EU) /*!< [15:0] CMSIS HAL sub version */ +#define __CM7_CMSIS_VERSION ((__CM7_CMSIS_VERSION_MAIN << 16U) | \ + __CM7_CMSIS_VERSION_SUB ) /*!< CMSIS HAL version number */ + +#define __CORTEX_M (0x07U) /*!< Cortex-M Core */ + + +#if defined ( __CC_ARM ) + #define __ASM __asm /*!< asm keyword for ARM Compiler */ + #define __INLINE __inline /*!< inline keyword for ARM Compiler */ + #define __STATIC_INLINE static __inline + +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #define __ASM __asm /*!< asm keyword for ARM Compiler */ + #define __INLINE __inline /*!< inline keyword for ARM Compiler */ + #define __STATIC_INLINE static __inline + +#elif defined ( __GNUC__ ) + #define __ASM __asm /*!< asm keyword for GNU Compiler */ + #define __INLINE inline /*!< inline keyword for GNU Compiler */ + #define __STATIC_INLINE static inline + +#elif defined ( __ICCARM__ ) + #define __ASM __asm /*!< asm keyword for IAR Compiler */ + #define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */ + #define __STATIC_INLINE static inline + +#elif defined ( __TMS470__ ) + #define __ASM __asm /*!< asm keyword for TI CCS Compiler */ + #define __STATIC_INLINE static inline + +#elif defined ( __TASKING__ ) + #define __ASM __asm /*!< asm keyword for TASKING Compiler */ + #define __INLINE inline /*!< inline keyword for TASKING Compiler */ + #define __STATIC_INLINE static inline + +#elif defined ( __CSMC__ ) + #define __packed + #define __ASM _asm /*!< asm keyword for COSMIC Compiler */ + #define __INLINE inline /*!< inline keyword for COSMIC Compiler. Use -pc99 on compile line */ + #define __STATIC_INLINE static inline + +#else + #error Unknown compiler +#endif + +/** __FPU_USED indicates whether an FPU is used or not. + For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. +*/ +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #if (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_PCS_VFP + #if (__FPU_PRESENT == 1) + #define __FPU_USED 1U + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #if (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #if (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TMS470__ ) + #if defined __TI_VFP_SUPPORT__ + #if (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #if (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #if (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#endif + +#include "core_cmInstr.h" /* Core Instruction Access */ +#include "core_cmFunc.h" /* Core Function Access */ +#include "core_cmSimd.h" /* Compiler specific SIMD Intrinsics */ + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM7_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM7_H_DEPENDANT +#define __CORE_CM7_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM7_REV + #define __CM7_REV 0x0000U + #warning "__CM7_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __ICACHE_PRESENT + #define __ICACHE_PRESENT 0U + #warning "__ICACHE_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __DCACHE_PRESENT + #define __DCACHE_PRESENT 0U + #warning "__DCACHE_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __DTCM_PRESENT + #define __DTCM_PRESENT 0U + #warning "__DTCM_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M7 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core FPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + +#define APSR_GE_Pos 16U /*!< APSR: GE Position */ +#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_IT_Pos 25U /*!< xPSR: IT Position */ +#define xPSR_IT_Msk (3UL << xPSR_IT_Pos) /*!< xPSR: IT Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ +#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */ + uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ +#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ + +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[8U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[24U]; + __IOM uint32_t ICER[8U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[24U]; + __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[24U]; + __IOM uint32_t ICPR[8U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[24U]; + __IOM uint32_t IABR[8U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[56U]; + __IOM uint8_t IP[240U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED5[644U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHPR[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t ID_PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t ID_DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ID_AFR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t ID_MFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ID_ISAR[5U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + uint32_t RESERVED0[1U]; + __IM uint32_t CLIDR; /*!< Offset: 0x078 (R/ ) Cache Level ID register */ + __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ + __IM uint32_t CCSIDR; /*!< Offset: 0x080 (R/ ) Cache Size ID Register */ + __IOM uint32_t CSSELR; /*!< Offset: 0x084 (R/W) Cache Size Selection Register */ + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ + uint32_t RESERVED3[93U]; + __OM uint32_t STIR; /*!< Offset: 0x200 ( /W) Software Triggered Interrupt Register */ + uint32_t RESERVED4[15U]; + __IM uint32_t MVFR0; /*!< Offset: 0x240 (R/ ) Media and VFP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x244 (R/ ) Media and VFP Feature Register 1 */ + __IM uint32_t MVFR2; /*!< Offset: 0x248 (R/ ) Media and VFP Feature Register 1 */ + uint32_t RESERVED5[1U]; + __OM uint32_t ICIALLU; /*!< Offset: 0x250 ( /W) I-Cache Invalidate All to PoU */ + uint32_t RESERVED6[1U]; + __OM uint32_t ICIMVAU; /*!< Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU */ + __OM uint32_t DCIMVAC; /*!< Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC */ + __OM uint32_t DCISW; /*!< Offset: 0x260 ( /W) D-Cache Invalidate by Set-way */ + __OM uint32_t DCCMVAU; /*!< Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU */ + __OM uint32_t DCCMVAC; /*!< Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC */ + __OM uint32_t DCCSW; /*!< Offset: 0x26C ( /W) D-Cache Clean by Set-way */ + __OM uint32_t DCCIMVAC; /*!< Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC */ + __OM uint32_t DCCISW; /*!< Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way */ + uint32_t RESERVED7[6U]; + __IOM uint32_t ITCMCR; /*!< Offset: 0x290 (R/W) Instruction Tightly-Coupled Memory Control Register */ + __IOM uint32_t DTCMCR; /*!< Offset: 0x294 (R/W) Data Tightly-Coupled Memory Control Registers */ + __IOM uint32_t AHBPCR; /*!< Offset: 0x298 (R/W) AHBP Control Register */ + __IOM uint32_t CACR; /*!< Offset: 0x29C (R/W) L1 Cache Control Register */ + __IOM uint32_t AHBSCR; /*!< Offset: 0x2A0 (R/W) AHB Slave Control Register */ + uint32_t RESERVED8[1U]; + __IOM uint32_t ABFSR; /*!< Offset: 0x2A8 (R/W) Auxiliary Bus Fault Status Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +#define SCB_AIRCR_VECTRESET_Pos 0U /*!< SCB AIRCR: VECTRESET Position */ +#define SCB_AIRCR_VECTRESET_Msk (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/) /*!< SCB AIRCR: VECTRESET Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: Branch prediction enable bit Position */ +#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: Branch prediction enable bit Mask */ + +#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: Instruction cache enable bit Position */ +#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: Instruction cache enable bit Mask */ + +#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: Cache enable bit Position */ +#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: Cache enable bit Mask */ + +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +#define SCB_CCR_NONBASETHRDENA_Pos 0U /*!< SCB CCR: NONBASETHRDENA Position */ +#define SCB_CCR_NONBASETHRDENA_Msk (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/) /*!< SCB CCR: NONBASETHRDENA Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/* SCB Cache Level ID Register Definitions */ +#define SCB_CLIDR_LOUU_Pos 27U /*!< SCB CLIDR: LoUU Position */ +#define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos) /*!< SCB CLIDR: LoUU Mask */ + +#define SCB_CLIDR_LOC_Pos 24U /*!< SCB CLIDR: LoC Position */ +#define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos) /*!< SCB CLIDR: LoC Mask */ + +/* SCB Cache Type Register Definitions */ +#define SCB_CTR_FORMAT_Pos 29U /*!< SCB CTR: Format Position */ +#define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos) /*!< SCB CTR: Format Mask */ + +#define SCB_CTR_CWG_Pos 24U /*!< SCB CTR: CWG Position */ +#define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos) /*!< SCB CTR: CWG Mask */ + +#define SCB_CTR_ERG_Pos 20U /*!< SCB CTR: ERG Position */ +#define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos) /*!< SCB CTR: ERG Mask */ + +#define SCB_CTR_DMINLINE_Pos 16U /*!< SCB CTR: DminLine Position */ +#define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos) /*!< SCB CTR: DminLine Mask */ + +#define SCB_CTR_IMINLINE_Pos 0U /*!< SCB CTR: ImInLine Position */ +#define SCB_CTR_IMINLINE_Msk (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/) /*!< SCB CTR: ImInLine Mask */ + +/* SCB Cache Size ID Register Definitions */ +#define SCB_CCSIDR_WT_Pos 31U /*!< SCB CCSIDR: WT Position */ +#define SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos) /*!< SCB CCSIDR: WT Mask */ + +#define SCB_CCSIDR_WB_Pos 30U /*!< SCB CCSIDR: WB Position */ +#define SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos) /*!< SCB CCSIDR: WB Mask */ + +#define SCB_CCSIDR_RA_Pos 29U /*!< SCB CCSIDR: RA Position */ +#define SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos) /*!< SCB CCSIDR: RA Mask */ + +#define SCB_CCSIDR_WA_Pos 28U /*!< SCB CCSIDR: WA Position */ +#define SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos) /*!< SCB CCSIDR: WA Mask */ + +#define SCB_CCSIDR_NUMSETS_Pos 13U /*!< SCB CCSIDR: NumSets Position */ +#define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos) /*!< SCB CCSIDR: NumSets Mask */ + +#define SCB_CCSIDR_ASSOCIATIVITY_Pos 3U /*!< SCB CCSIDR: Associativity Position */ +#define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos) /*!< SCB CCSIDR: Associativity Mask */ + +#define SCB_CCSIDR_LINESIZE_Pos 0U /*!< SCB CCSIDR: LineSize Position */ +#define SCB_CCSIDR_LINESIZE_Msk (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/) /*!< SCB CCSIDR: LineSize Mask */ + +/* SCB Cache Size Selection Register Definitions */ +#define SCB_CSSELR_LEVEL_Pos 1U /*!< SCB CSSELR: Level Position */ +#define SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos) /*!< SCB CSSELR: Level Mask */ + +#define SCB_CSSELR_IND_Pos 0U /*!< SCB CSSELR: InD Position */ +#define SCB_CSSELR_IND_Msk (1UL /*<< SCB_CSSELR_IND_Pos*/) /*!< SCB CSSELR: InD Mask */ + +/* SCB Software Triggered Interrupt Register Definitions */ +#define SCB_STIR_INTID_Pos 0U /*!< SCB STIR: INTID Position */ +#define SCB_STIR_INTID_Msk (0x1FFUL /*<< SCB_STIR_INTID_Pos*/) /*!< SCB STIR: INTID Mask */ + +/* SCB D-Cache Invalidate by Set-way Register Definitions */ +#define SCB_DCISW_WAY_Pos 30U /*!< SCB DCISW: Way Position */ +#define SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos) /*!< SCB DCISW: Way Mask */ + +#define SCB_DCISW_SET_Pos 5U /*!< SCB DCISW: Set Position */ +#define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB DCISW: Set Mask */ + +/* SCB D-Cache Clean by Set-way Register Definitions */ +#define SCB_DCCSW_WAY_Pos 30U /*!< SCB DCCSW: Way Position */ +#define SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos) /*!< SCB DCCSW: Way Mask */ + +#define SCB_DCCSW_SET_Pos 5U /*!< SCB DCCSW: Set Position */ +#define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB DCCSW: Set Mask */ + +/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */ +#define SCB_DCCISW_WAY_Pos 30U /*!< SCB DCCISW: Way Position */ +#define SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos) /*!< SCB DCCISW: Way Mask */ + +#define SCB_DCCISW_SET_Pos 5U /*!< SCB DCCISW: Set Position */ +#define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB DCCISW: Set Mask */ + +/* Instruction Tightly-Coupled Memory Control Register Definitions */ +#define SCB_ITCMCR_SZ_Pos 3U /*!< SCB ITCMCR: SZ Position */ +#define SCB_ITCMCR_SZ_Msk (0xFUL << SCB_ITCMCR_SZ_Pos) /*!< SCB ITCMCR: SZ Mask */ + +#define SCB_ITCMCR_RETEN_Pos 2U /*!< SCB ITCMCR: RETEN Position */ +#define SCB_ITCMCR_RETEN_Msk (1UL << SCB_ITCMCR_RETEN_Pos) /*!< SCB ITCMCR: RETEN Mask */ + +#define SCB_ITCMCR_RMW_Pos 1U /*!< SCB ITCMCR: RMW Position */ +#define SCB_ITCMCR_RMW_Msk (1UL << SCB_ITCMCR_RMW_Pos) /*!< SCB ITCMCR: RMW Mask */ + +#define SCB_ITCMCR_EN_Pos 0U /*!< SCB ITCMCR: EN Position */ +#define SCB_ITCMCR_EN_Msk (1UL /*<< SCB_ITCMCR_EN_Pos*/) /*!< SCB ITCMCR: EN Mask */ + +/* Data Tightly-Coupled Memory Control Register Definitions */ +#define SCB_DTCMCR_SZ_Pos 3U /*!< SCB DTCMCR: SZ Position */ +#define SCB_DTCMCR_SZ_Msk (0xFUL << SCB_DTCMCR_SZ_Pos) /*!< SCB DTCMCR: SZ Mask */ + +#define SCB_DTCMCR_RETEN_Pos 2U /*!< SCB DTCMCR: RETEN Position */ +#define SCB_DTCMCR_RETEN_Msk (1UL << SCB_DTCMCR_RETEN_Pos) /*!< SCB DTCMCR: RETEN Mask */ + +#define SCB_DTCMCR_RMW_Pos 1U /*!< SCB DTCMCR: RMW Position */ +#define SCB_DTCMCR_RMW_Msk (1UL << SCB_DTCMCR_RMW_Pos) /*!< SCB DTCMCR: RMW Mask */ + +#define SCB_DTCMCR_EN_Pos 0U /*!< SCB DTCMCR: EN Position */ +#define SCB_DTCMCR_EN_Msk (1UL /*<< SCB_DTCMCR_EN_Pos*/) /*!< SCB DTCMCR: EN Mask */ + +/* AHBP Control Register Definitions */ +#define SCB_AHBPCR_SZ_Pos 1U /*!< SCB AHBPCR: SZ Position */ +#define SCB_AHBPCR_SZ_Msk (7UL << SCB_AHBPCR_SZ_Pos) /*!< SCB AHBPCR: SZ Mask */ + +#define SCB_AHBPCR_EN_Pos 0U /*!< SCB AHBPCR: EN Position */ +#define SCB_AHBPCR_EN_Msk (1UL /*<< SCB_AHBPCR_EN_Pos*/) /*!< SCB AHBPCR: EN Mask */ + +/* L1 Cache Control Register Definitions */ +#define SCB_CACR_FORCEWT_Pos 2U /*!< SCB CACR: FORCEWT Position */ +#define SCB_CACR_FORCEWT_Msk (1UL << SCB_CACR_FORCEWT_Pos) /*!< SCB CACR: FORCEWT Mask */ + +#define SCB_CACR_ECCEN_Pos 1U /*!< SCB CACR: ECCEN Position */ +#define SCB_CACR_ECCEN_Msk (1UL << SCB_CACR_ECCEN_Pos) /*!< SCB CACR: ECCEN Mask */ + +#define SCB_CACR_SIWT_Pos 0U /*!< SCB CACR: SIWT Position */ +#define SCB_CACR_SIWT_Msk (1UL /*<< SCB_CACR_SIWT_Pos*/) /*!< SCB CACR: SIWT Mask */ + +/* AHBS Control Register Definitions */ +#define SCB_AHBSCR_INITCOUNT_Pos 11U /*!< SCB AHBSCR: INITCOUNT Position */ +#define SCB_AHBSCR_INITCOUNT_Msk (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos) /*!< SCB AHBSCR: INITCOUNT Mask */ + +#define SCB_AHBSCR_TPRI_Pos 2U /*!< SCB AHBSCR: TPRI Position */ +#define SCB_AHBSCR_TPRI_Msk (0x1FFUL << SCB_AHBPCR_TPRI_Pos) /*!< SCB AHBSCR: TPRI Mask */ + +#define SCB_AHBSCR_CTL_Pos 0U /*!< SCB AHBSCR: CTL Position*/ +#define SCB_AHBSCR_CTL_Msk (3UL /*<< SCB_AHBPCR_CTL_Pos*/) /*!< SCB AHBSCR: CTL Mask */ + +/* Auxiliary Bus Fault Status Register Definitions */ +#define SCB_ABFSR_AXIMTYPE_Pos 8U /*!< SCB ABFSR: AXIMTYPE Position*/ +#define SCB_ABFSR_AXIMTYPE_Msk (3UL << SCB_ABFSR_AXIMTYPE_Pos) /*!< SCB ABFSR: AXIMTYPE Mask */ + +#define SCB_ABFSR_EPPB_Pos 4U /*!< SCB ABFSR: EPPB Position*/ +#define SCB_ABFSR_EPPB_Msk (1UL << SCB_ABFSR_EPPB_Pos) /*!< SCB ABFSR: EPPB Mask */ + +#define SCB_ABFSR_AXIM_Pos 3U /*!< SCB ABFSR: AXIM Position*/ +#define SCB_ABFSR_AXIM_Msk (1UL << SCB_ABFSR_AXIM_Pos) /*!< SCB ABFSR: AXIM Mask */ + +#define SCB_ABFSR_AHBP_Pos 2U /*!< SCB ABFSR: AHBP Position*/ +#define SCB_ABFSR_AHBP_Msk (1UL << SCB_ABFSR_AHBP_Pos) /*!< SCB ABFSR: AHBP Mask */ + +#define SCB_ABFSR_DTCM_Pos 1U /*!< SCB ABFSR: DTCM Position*/ +#define SCB_ABFSR_DTCM_Msk (1UL << SCB_ABFSR_DTCM_Pos) /*!< SCB ABFSR: DTCM Mask */ + +#define SCB_ABFSR_ITCM_Pos 0U /*!< SCB ABFSR: ITCM Position*/ +#define SCB_ABFSR_ITCM_Msk (1UL /*<< SCB_ABFSR_ITCM_Pos*/) /*!< SCB ABFSR: ITCM Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/* Auxiliary Control Register Definitions */ +#define SCnSCB_ACTLR_DISITMATBFLUSH_Pos 12U /*!< ACTLR: DISITMATBFLUSH Position */ +#define SCnSCB_ACTLR_DISITMATBFLUSH_Msk (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos) /*!< ACTLR: DISITMATBFLUSH Mask */ + +#define SCnSCB_ACTLR_DISRAMODE_Pos 11U /*!< ACTLR: DISRAMODE Position */ +#define SCnSCB_ACTLR_DISRAMODE_Msk (1UL << SCnSCB_ACTLR_DISRAMODE_Pos) /*!< ACTLR: DISRAMODE Mask */ + +#define SCnSCB_ACTLR_FPEXCODIS_Pos 10U /*!< ACTLR: FPEXCODIS Position */ +#define SCnSCB_ACTLR_FPEXCODIS_Msk (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos) /*!< ACTLR: FPEXCODIS Mask */ + +#define SCnSCB_ACTLR_DISFOLD_Pos 2U /*!< ACTLR: DISFOLD Position */ +#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */ + +#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */ +#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[29U]; + __OM uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */ + __IM uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */ + __IOM uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */ + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[6U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TraceBusID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPrescale_Pos 8U /*!< ITM TCR: TSPrescale Position */ +#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Integration Write Register Definitions */ +#define ITM_IWR_ATVALIDM_Pos 0U /*!< ITM IWR: ATVALIDM Position */ +#define ITM_IWR_ATVALIDM_Msk (1UL /*<< ITM_IWR_ATVALIDM_Pos*/) /*!< ITM IWR: ATVALIDM Mask */ + +/* ITM Integration Read Register Definitions */ +#define ITM_IRR_ATREADYM_Pos 0U /*!< ITM IRR: ATREADYM Position */ +#define ITM_IRR_ATREADYM_Msk (1UL /*<< ITM_IRR_ATREADYM_Pos*/) /*!< ITM IRR: ATREADYM Mask */ + +/* ITM Integration Mode Control Register Definitions */ +#define ITM_IMCR_INTEGRATION_Pos 0U /*!< ITM IMCR: INTEGRATION Position */ +#define ITM_IMCR_INTEGRATION_Msk (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/) /*!< ITM IMCR: INTEGRATION Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + __IOM uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED0[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + __IOM uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + __IOM uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + __IOM uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ + uint32_t RESERVED3[981U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( W) Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R ) Lock Status Register */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Mask Register Definitions */ +#define DWT_MASK_MASK_Pos 0U /*!< DWT MASK: MASK Position */ +#define DWT_MASK_MASK_Msk (0x1FUL /*<< DWT_MASK_MASK_Pos*/) /*!< DWT MASK: MASK Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVADDR1_Pos 16U /*!< DWT FUNCTION: DATAVADDR1 Position */ +#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ + +#define DWT_FUNCTION_DATAVADDR0_Pos 12U /*!< DWT FUNCTION: DATAVADDR0 Position */ +#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_LNK1ENA_Pos 9U /*!< DWT FUNCTION: LNK1ENA Position */ +#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ + +#define DWT_FUNCTION_DATAVMATCH_Pos 8U /*!< DWT FUNCTION: DATAVMATCH Position */ +#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ + +#define DWT_FUNCTION_CYCMATCH_Pos 7U /*!< DWT FUNCTION: CYCMATCH Position */ +#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ + +#define DWT_FUNCTION_EMITRANGE_Pos 5U /*!< DWT FUNCTION: EMITRANGE Position */ +#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ + +#define DWT_FUNCTION_FUNCTION_Pos 0U /*!< DWT FUNCTION: FUNCTION Position */ +#define DWT_FUNCTION_FUNCTION_Msk (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IOM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER */ + __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ + __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ + __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration ETM Data Register Definitions (FIFO0) */ +#define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */ +#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ + +#define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */ +#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ + +#define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */ +#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ + +#define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */ +#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ + +#define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */ +#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ + +#define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */ +#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ + +#define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */ +#define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */ + +/* TPI ITATBCTR2 Register Definitions */ +#define TPI_ITATBCTR2_ATREADY_Pos 0U /*!< TPI ITATBCTR2: ATREADY Position */ +#define TPI_ITATBCTR2_ATREADY_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/) /*!< TPI ITATBCTR2: ATREADY Mask */ + +/* TPI Integration ITM Data Register Definitions (FIFO1) */ +#define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */ +#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ + +#define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */ +#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ + +#define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */ +#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ + +#define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */ +#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ + +#define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */ +#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ + +#define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */ +#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ + +#define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */ +#define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */ + +/* TPI ITATBCTR0 Register Definitions */ +#define TPI_ITATBCTR0_ATREADY_Pos 0U /*!< TPI ITATBCTR0: ATREADY Position */ +#define TPI_ITATBCTR0_ATREADY_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/) /*!< TPI ITATBCTR0: ATREADY Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */ +#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ + +#define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */ +#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_MajorType_Pos 4U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +#define TPI_DEVTYPE_SubType_Pos 0U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ + __IOM uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ + __IOM uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ + __IOM uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ +} MPU_Type; + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +#if (__FPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_FPU Floating Point Unit (FPU) + \brief Type definitions for the Floating Point Unit (FPU) + @{ + */ + +/** + \brief Structure type to access the Floating Point Unit (FPU). + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ + __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ + __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ + __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ + __IM uint32_t MVFR2; /*!< Offset: 0x018 (R/ ) Media and FP Feature Register 2 */ +} FPU_Type; + +/* Floating-Point Context Control Register Definitions */ +#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ +#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ + +#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ +#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ + +#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ +#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ + +#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ +#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ + +#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ +#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ + +#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ +#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ + +#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ +#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ + +#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ +#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ + +#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ +#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ + +/* Floating-Point Context Address Register Definitions */ +#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ +#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ + +/* Floating-Point Default Status Control Register Definitions */ +#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ +#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ + +#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ +#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ + +#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ +#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ + +#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ +#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ + +/* Media and FP Feature Register 0 Definitions */ +#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ +#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ + +#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ +#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ + +#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ +#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ + +#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ +#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ + +#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ +#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ + +#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ +#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ + +#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ +#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ + +#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ +#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ + +/* Media and FP Feature Register 1 Definitions */ +#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ +#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ + +#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ +#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ + +#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ +#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ + +#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ +#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ + +/* Media and FP Feature Register 2 Definitions */ + +/*@} end of group CMSIS_FPU */ +#endif + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) ((value << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) ((value & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Cortex-M4 Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ +#define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ +#define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ +#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ +#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ +#define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ +#define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ +#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ + +#if (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +#if (__FPU_PRESENT == 1U) + #define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ + #define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ +#endif + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << 8U) ); /* Insert write key and priorty group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable External Interrupt + \details Enables a device-specific interrupt in the NVIC interrupt controller. + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) +{ + NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)); +} + + +/** + \brief Disable External Interrupt + \details Disables a device-specific interrupt in the NVIC interrupt controller. + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) +{ + NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)); +} + + +/** + \brief Get Pending Interrupt + \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt. + \param [in] IRQn Interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + */ +__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of an external interrupt. + \param [in] IRQn Interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)); +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of an external interrupt. + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)); +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in NVIC and returns the active bit. + \param [in] IRQn Interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + */ +__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn) +{ + return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of an interrupt. + \note The priority cannot be set for every core interrupt. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + */ +__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) < 0) + { + SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + NVIC->IP[((uint32_t)(int32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of an interrupt. + The interrupt number can be positive to specify an external (device specific) interrupt, + or negative to specify an internal (core) interrupt. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) < 0) + { + return(((uint32_t)SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__STATIC_INLINE void NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + uint32_t mvfr0; + + mvfr0 = SCB->MVFR0; + if ((mvfr0 & 0x00000FF0UL) == 0x220UL) + { + return 2UL; /* Double + Single precision FPU */ + } + else if ((mvfr0 & 0x00000FF0UL) == 0x020UL) + { + return 1UL; /* Single precision FPU */ + } + else + { + return 0UL; /* No FPU */ + } +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ########################## Cache functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_CacheFunctions Cache Functions + \brief Functions that configure Instruction and Data cache. + @{ + */ + +/* Cache Size ID Register Macros */ +#define CCSIDR_WAYS(x) (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Pos) +#define CCSIDR_SETS(x) (((x) & SCB_CCSIDR_NUMSETS_Msk ) >> SCB_CCSIDR_NUMSETS_Pos ) + + +/** + \brief Enable I-Cache + \details Turns on I-Cache + */ +__STATIC_INLINE void SCB_EnableICache (void) +{ + #if (__ICACHE_PRESENT == 1U) + __DSB(); + __ISB(); + SCB->ICIALLU = 0UL; /* invalidate I-Cache */ + SCB->CCR |= (uint32_t)SCB_CCR_IC_Msk; /* enable I-Cache */ + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Disable I-Cache + \details Turns off I-Cache + */ +__STATIC_INLINE void SCB_DisableICache (void) +{ + #if (__ICACHE_PRESENT == 1U) + __DSB(); + __ISB(); + SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk; /* disable I-Cache */ + SCB->ICIALLU = 0UL; /* invalidate I-Cache */ + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Invalidate I-Cache + \details Invalidates I-Cache + */ +__STATIC_INLINE void SCB_InvalidateICache (void) +{ + #if (__ICACHE_PRESENT == 1U) + __DSB(); + __ISB(); + SCB->ICIALLU = 0UL; + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Enable D-Cache + \details Turns on D-Cache + */ +__STATIC_INLINE void SCB_EnableDCache (void) +{ + #if (__DCACHE_PRESENT == 1U) + uint32_t ccsidr; + uint32_t sets; + uint32_t ways; + + SCB->CSSELR = (0U << 1U) | 0U; /* Level 1 data cache */ + __DSB(); + + ccsidr = SCB->CCSIDR; + + /* invalidate D-Cache */ + sets = (uint32_t)(CCSIDR_SETS(ccsidr)); + do { + ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); + do { + SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) | + ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk) ); + #if defined ( __CC_ARM ) + __schedule_barrier(); + #endif + } while (ways--); + } while(sets--); + __DSB(); + + SCB->CCR |= (uint32_t)SCB_CCR_DC_Msk; /* enable D-Cache */ + + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Disable D-Cache + \details Turns off D-Cache + */ +__STATIC_INLINE void SCB_DisableDCache (void) +{ + #if (__DCACHE_PRESENT == 1U) + uint32_t ccsidr; + uint32_t sets; + uint32_t ways; + + SCB->CSSELR = (0U << 1U) | 0U; /* Level 1 data cache */ + __DSB(); + + ccsidr = SCB->CCSIDR; + + SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk; /* disable D-Cache */ + + /* clean & invalidate D-Cache */ + sets = (uint32_t)(CCSIDR_SETS(ccsidr)); + do { + ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); + do { + SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) | + ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk) ); + #if defined ( __CC_ARM ) + __schedule_barrier(); + #endif + } while (ways--); + } while(sets--); + + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Invalidate D-Cache + \details Invalidates D-Cache + */ +__STATIC_INLINE void SCB_InvalidateDCache (void) +{ + #if (__DCACHE_PRESENT == 1U) + uint32_t ccsidr; + uint32_t sets; + uint32_t ways; + + SCB->CSSELR = (0U << 1U) | 0U; /* Level 1 data cache */ + __DSB(); + + ccsidr = SCB->CCSIDR; + + /* invalidate D-Cache */ + sets = (uint32_t)(CCSIDR_SETS(ccsidr)); + do { + ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); + do { + SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) | + ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk) ); + #if defined ( __CC_ARM ) + __schedule_barrier(); + #endif + } while (ways--); + } while(sets--); + + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Clean D-Cache + \details Cleans D-Cache + */ +__STATIC_INLINE void SCB_CleanDCache (void) +{ + #if (__DCACHE_PRESENT == 1U) + uint32_t ccsidr; + uint32_t sets; + uint32_t ways; + + SCB->CSSELR = (0U << 1U) | 0U; /* Level 1 data cache */ + __DSB(); + + ccsidr = SCB->CCSIDR; + + /* clean D-Cache */ + sets = (uint32_t)(CCSIDR_SETS(ccsidr)); + do { + ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); + do { + SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) | + ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk) ); + #if defined ( __CC_ARM ) + __schedule_barrier(); + #endif + } while (ways--); + } while(sets--); + + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Clean & Invalidate D-Cache + \details Cleans and Invalidates D-Cache + */ +__STATIC_INLINE void SCB_CleanInvalidateDCache (void) +{ + #if (__DCACHE_PRESENT == 1U) + uint32_t ccsidr; + uint32_t sets; + uint32_t ways; + + SCB->CSSELR = (0U << 1U) | 0U; /* Level 1 data cache */ + __DSB(); + + ccsidr = SCB->CCSIDR; + + /* clean & invalidate D-Cache */ + sets = (uint32_t)(CCSIDR_SETS(ccsidr)); + do { + ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); + do { + SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) | + ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk) ); + #if defined ( __CC_ARM ) + __schedule_barrier(); + #endif + } while (ways--); + } while(sets--); + + __DSB(); + __ISB(); + #endif +} + + +/** + \brief D-Cache Invalidate by address + \details Invalidates D-Cache for the given address + \param[in] addr address (aligned to 32-byte boundary) + \param[in] dsize size of memory block (in number of bytes) +*/ +__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize) +{ + #if (__DCACHE_PRESENT == 1U) + int32_t op_size = dsize; + uint32_t op_addr = (uint32_t)addr; + int32_t linesize = 32U; /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */ + + __DSB(); + + while (op_size > 0) { + SCB->DCIMVAC = op_addr; + op_addr += linesize; + op_size -= linesize; + } + + __DSB(); + __ISB(); + #endif +} + + +/** + \brief D-Cache Clean by address + \details Cleans D-Cache for the given address + \param[in] addr address (aligned to 32-byte boundary) + \param[in] dsize size of memory block (in number of bytes) +*/ +__STATIC_INLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize) +{ + #if (__DCACHE_PRESENT == 1) + int32_t op_size = dsize; + uint32_t op_addr = (uint32_t) addr; + int32_t linesize = 32U; /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */ + + __DSB(); + + while (op_size > 0) { + SCB->DCCMVAC = op_addr; + op_addr += linesize; + op_size -= linesize; + } + + __DSB(); + __ISB(); + #endif +} + + +/** + \brief D-Cache Clean and Invalidate by address + \details Cleans and invalidates D_Cache for the given address + \param[in] addr address (aligned to 32-byte boundary) + \param[in] dsize size of memory block (in number of bytes) +*/ +__STATIC_INLINE void SCB_CleanInvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize) +{ + #if (__DCACHE_PRESENT == 1U) + int32_t op_size = dsize; + uint32_t op_addr = (uint32_t) addr; + int32_t linesize = 32U; /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */ + + __DSB(); + + while (op_size > 0) { + SCB->DCCIMVAC = op_addr; + op_addr += linesize; + op_size -= linesize; + } + + __DSB(); + __ISB(); + #endif +} + + +/*@} end of CMSIS_Core_CacheFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY 0x5AA55AA5U /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM7_H_DEPENDANT */ + +// [ILG] +#if defined ( __GNUC__ ) +#pragma GCC diagnostic pop +#endif + +#endif /* __CMSIS_GENERIC */ diff --git a/system/include/cmsis/core_cmFunc.h b/system/include/cmsis/core_cmFunc.h new file mode 100644 index 0000000..652a48a --- /dev/null +++ b/system/include/cmsis/core_cmFunc.h @@ -0,0 +1,87 @@ +/**************************************************************************//** + * @file core_cmFunc.h + * @brief CMSIS Cortex-M Core Function Access Header File + * @version V4.30 + * @date 20. October 2015 + ******************************************************************************/ +/* Copyright (c) 2009 - 2015 ARM LIMITED + + All rights reserved. + Redistribution and use in source and binary forms, with or without + modification, are permitted provided that the following conditions are met: + - Redistributions of source code must retain the above copyright + notice, this list of conditions and the following disclaimer. + - Redistributions in binary form must reproduce the above copyright + notice, this list of conditions and the following disclaimer in the + documentation and/or other materials provided with the distribution. + - Neither the name of ARM nor the names of its contributors may be used + to endorse or promote products derived from this software without + specific prior written permission. + * + THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE + LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS + INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN + CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) + ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE + POSSIBILITY OF SUCH DAMAGE. + ---------------------------------------------------------------------------*/ + + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CMFUNC_H +#define __CORE_CMFUNC_H + + +/* ########################### Core Function Access ########################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions + @{ +*/ + +/*------------------ RealView Compiler -----------------*/ +#if defined ( __CC_ARM ) + #include "cmsis_armcc.h" + +/*------------------ ARM Compiler V6 -------------------*/ +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #include "cmsis_armcc_V6.h" + +/*------------------ GNU Compiler ----------------------*/ +#elif defined ( __GNUC__ ) + #include "cmsis_gcc.h" + +/*------------------ ICC Compiler ----------------------*/ +#elif defined ( __ICCARM__ ) + #include + +/*------------------ TI CCS Compiler -------------------*/ +#elif defined ( __TMS470__ ) + #include + +/*------------------ TASKING Compiler ------------------*/ +#elif defined ( __TASKING__ ) + /* + * The CMSIS functions have been implemented as intrinsics in the compiler. + * Please use "carm -?i" to get an up to date list of all intrinsics, + * Including the CMSIS ones. + */ + +/*------------------ COSMIC Compiler -------------------*/ +#elif defined ( __CSMC__ ) + #include + +#endif + +/*@} end of CMSIS_Core_RegAccFunctions */ + +#endif /* __CORE_CMFUNC_H */ diff --git a/system/include/cmsis/core_cmInstr.h b/system/include/cmsis/core_cmInstr.h new file mode 100644 index 0000000..f474b0e --- /dev/null +++ b/system/include/cmsis/core_cmInstr.h @@ -0,0 +1,87 @@ +/**************************************************************************//** + * @file core_cmInstr.h + * @brief CMSIS Cortex-M Core Instruction Access Header File + * @version V4.30 + * @date 20. October 2015 + ******************************************************************************/ +/* Copyright (c) 2009 - 2015 ARM LIMITED + + All rights reserved. + Redistribution and use in source and binary forms, with or without + modification, are permitted provided that the following conditions are met: + - Redistributions of source code must retain the above copyright + notice, this list of conditions and the following disclaimer. + - Redistributions in binary form must reproduce the above copyright + notice, this list of conditions and the following disclaimer in the + documentation and/or other materials provided with the distribution. + - Neither the name of ARM nor the names of its contributors may be used + to endorse or promote products derived from this software without + specific prior written permission. + * + THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE + LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS + INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN + CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) + ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE + POSSIBILITY OF SUCH DAMAGE. + ---------------------------------------------------------------------------*/ + + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CMINSTR_H +#define __CORE_CMINSTR_H + + +/* ########################## Core Instruction Access ######################### */ +/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface + Access to dedicated instructions + @{ +*/ + +/*------------------ RealView Compiler -----------------*/ +#if defined ( __CC_ARM ) + #include "cmsis_armcc.h" + +/*------------------ ARM Compiler V6 -------------------*/ +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #include "cmsis_armcc_V6.h" + +/*------------------ GNU Compiler ----------------------*/ +#elif defined ( __GNUC__ ) + #include "cmsis_gcc.h" + +/*------------------ ICC Compiler ----------------------*/ +#elif defined ( __ICCARM__ ) + #include + +/*------------------ TI CCS Compiler -------------------*/ +#elif defined ( __TMS470__ ) + #include + +/*------------------ TASKING Compiler ------------------*/ +#elif defined ( __TASKING__ ) + /* + * The CMSIS functions have been implemented as intrinsics in the compiler. + * Please use "carm -?i" to get an up to date list of all intrinsics, + * Including the CMSIS ones. + */ + +/*------------------ COSMIC Compiler -------------------*/ +#elif defined ( __CSMC__ ) + #include + +#endif + +/*@}*/ /* end of group CMSIS_Core_InstructionInterface */ + +#endif /* __CORE_CMINSTR_H */ diff --git a/system/include/cmsis/core_cmSimd.h b/system/include/cmsis/core_cmSimd.h new file mode 100644 index 0000000..66bf5c2 --- /dev/null +++ b/system/include/cmsis/core_cmSimd.h @@ -0,0 +1,96 @@ +/**************************************************************************//** + * @file core_cmSimd.h + * @brief CMSIS Cortex-M SIMD Header File + * @version V4.30 + * @date 20. October 2015 + ******************************************************************************/ +/* Copyright (c) 2009 - 2015 ARM LIMITED + + All rights reserved. + Redistribution and use in source and binary forms, with or without + modification, are permitted provided that the following conditions are met: + - Redistributions of source code must retain the above copyright + notice, this list of conditions and the following disclaimer. + - Redistributions in binary form must reproduce the above copyright + notice, this list of conditions and the following disclaimer in the + documentation and/or other materials provided with the distribution. + - Neither the name of ARM nor the names of its contributors may be used + to endorse or promote products derived from this software without + specific prior written permission. + * + THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE + LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS + INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN + CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) + ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE + POSSIBILITY OF SUCH DAMAGE. + ---------------------------------------------------------------------------*/ + + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CMSIMD_H +#define __CORE_CMSIMD_H + +#ifdef __cplusplus + extern "C" { +#endif + + +/* ################### Compiler specific Intrinsics ########################### */ +/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics + Access to dedicated SIMD instructions + @{ +*/ + +/*------------------ RealView Compiler -----------------*/ +#if defined ( __CC_ARM ) + #include "cmsis_armcc.h" + +/*------------------ ARM Compiler V6 -------------------*/ +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #include "cmsis_armcc_V6.h" + +/*------------------ GNU Compiler ----------------------*/ +#elif defined ( __GNUC__ ) + #include "cmsis_gcc.h" + +/*------------------ ICC Compiler ----------------------*/ +#elif defined ( __ICCARM__ ) + #include + +/*------------------ TI CCS Compiler -------------------*/ +#elif defined ( __TMS470__ ) + #include + +/*------------------ TASKING Compiler ------------------*/ +#elif defined ( __TASKING__ ) + /* + * The CMSIS functions have been implemented as intrinsics in the compiler. + * Please use "carm -?i" to get an up to date list of all intrinsics, + * Including the CMSIS ones. + */ + +/*------------------ COSMIC Compiler -------------------*/ +#elif defined ( __CSMC__ ) + #include + +#endif + +/*@} end of group CMSIS_SIMD_intrinsics */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CMSIMD_H */ diff --git a/system/include/cmsis/core_sc000.h b/system/include/cmsis/core_sc000.h new file mode 100644 index 0000000..514dbd8 --- /dev/null +++ b/system/include/cmsis/core_sc000.h @@ -0,0 +1,926 @@ +/**************************************************************************//** + * @file core_sc000.h + * @brief CMSIS SC000 Core Peripheral Access Layer Header File + * @version V4.30 + * @date 20. October 2015 + ******************************************************************************/ +/* Copyright (c) 2009 - 2015 ARM LIMITED + + All rights reserved. + Redistribution and use in source and binary forms, with or without + modification, are permitted provided that the following conditions are met: + - Redistributions of source code must retain the above copyright + notice, this list of conditions and the following disclaimer. + - Redistributions in binary form must reproduce the above copyright + notice, this list of conditions and the following disclaimer in the + documentation and/or other materials provided with the distribution. + - Neither the name of ARM nor the names of its contributors may be used + to endorse or promote products derived from this software without + specific prior written permission. + * + THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE + LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS + INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN + CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) + ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE + POSSIBILITY OF SUCH DAMAGE. + ---------------------------------------------------------------------------*/ + + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_SC000_H_GENERIC +#define __CORE_SC000_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup SC000 + @{ + */ + +/* CMSIS SC000 definitions */ +#define __SC000_CMSIS_VERSION_MAIN (0x04U) /*!< [31:16] CMSIS HAL main version */ +#define __SC000_CMSIS_VERSION_SUB (0x1EU) /*!< [15:0] CMSIS HAL sub version */ +#define __SC000_CMSIS_VERSION ((__SC000_CMSIS_VERSION_MAIN << 16U) | \ + __SC000_CMSIS_VERSION_SUB ) /*!< CMSIS HAL version number */ + +#define __CORTEX_SC (000U) /*!< Cortex secure core */ + + +#if defined ( __CC_ARM ) + #define __ASM __asm /*!< asm keyword for ARM Compiler */ + #define __INLINE __inline /*!< inline keyword for ARM Compiler */ + #define __STATIC_INLINE static __inline + +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #define __ASM __asm /*!< asm keyword for ARM Compiler */ + #define __INLINE __inline /*!< inline keyword for ARM Compiler */ + #define __STATIC_INLINE static __inline + +#elif defined ( __GNUC__ ) + #define __ASM __asm /*!< asm keyword for GNU Compiler */ + #define __INLINE inline /*!< inline keyword for GNU Compiler */ + #define __STATIC_INLINE static inline + +#elif defined ( __ICCARM__ ) + #define __ASM __asm /*!< asm keyword for IAR Compiler */ + #define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */ + #define __STATIC_INLINE static inline + +#elif defined ( __TMS470__ ) + #define __ASM __asm /*!< asm keyword for TI CCS Compiler */ + #define __STATIC_INLINE static inline + +#elif defined ( __TASKING__ ) + #define __ASM __asm /*!< asm keyword for TASKING Compiler */ + #define __INLINE inline /*!< inline keyword for TASKING Compiler */ + #define __STATIC_INLINE static inline + +#elif defined ( __CSMC__ ) + #define __packed + #define __ASM _asm /*!< asm keyword for COSMIC Compiler */ + #define __INLINE inline /*!< inline keyword for COSMIC Compiler. Use -pc99 on compile line */ + #define __STATIC_INLINE static inline + +#else + #error Unknown compiler +#endif + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_PCS_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TMS470__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "core_cmInstr.h" /* Core Instruction Access */ +#include "core_cmFunc.h" /* Core Function Access */ + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_SC000_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_SC000_H_DEPENDANT +#define __CORE_SC000_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __SC000_REV + #define __SC000_REV 0x0000U + #warning "__SC000_REV not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group SC000 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core MPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t _reserved0:1; /*!< bit: 0 Reserved */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[31U]; + __IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[31U]; + __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[31U]; + __IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[31U]; + uint32_t RESERVED4[64U]; + __IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED0[1U]; + __IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + uint32_t RESERVED1[154U]; + __IOM uint32_t SFCR; /*!< Offset: 0x290 (R/W) Security Features Control Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +} SCnSCB_Type; + +/* Auxiliary Control Register Definitions */ +#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */ +#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + +#if (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ +} MPU_Type; + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 8U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0xFFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief SC000 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. + Therefore they are not covered by the SC000 header file. + @{ + */ +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) ((value << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) ((value & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of SC000 Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + +#if (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +/* Interrupt Priorities are WORD accessible only under ARMv6M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) +#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) +#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) + + +/** + \brief Enable External Interrupt + \details Enables a device-specific interrupt in the NVIC interrupt controller. + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) +{ + NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)); +} + + +/** + \brief Disable External Interrupt + \details Disables a device-specific interrupt in the NVIC interrupt controller. + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) +{ + NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)); +} + + +/** + \brief Get Pending Interrupt + \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt. + \param [in] IRQn Interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + */ +__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of an external interrupt. + \param [in] IRQn Interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)); +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of an external interrupt. + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)); +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of an interrupt. + \note The priority cannot be set for every core interrupt. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + */ +__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) < 0) + { + SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of an interrupt. + The interrupt number can be positive to specify an external (device specific) interrupt, + or negative to specify an internal (core) interrupt. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) < 0) + { + return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__STATIC_INLINE void NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_SC000_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/system/include/cmsis/core_sc300.h b/system/include/cmsis/core_sc300.h new file mode 100644 index 0000000..8bd18aa --- /dev/null +++ b/system/include/cmsis/core_sc300.h @@ -0,0 +1,1745 @@ +/**************************************************************************//** + * @file core_sc300.h + * @brief CMSIS SC300 Core Peripheral Access Layer Header File + * @version V4.30 + * @date 20. October 2015 + ******************************************************************************/ +/* Copyright (c) 2009 - 2015 ARM LIMITED + + All rights reserved. + Redistribution and use in source and binary forms, with or without + modification, are permitted provided that the following conditions are met: + - Redistributions of source code must retain the above copyright + notice, this list of conditions and the following disclaimer. + - Redistributions in binary form must reproduce the above copyright + notice, this list of conditions and the following disclaimer in the + documentation and/or other materials provided with the distribution. + - Neither the name of ARM nor the names of its contributors may be used + to endorse or promote products derived from this software without + specific prior written permission. + * + THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE + LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS + INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN + CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) + ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE + POSSIBILITY OF SUCH DAMAGE. + ---------------------------------------------------------------------------*/ + + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_SC300_H_GENERIC +#define __CORE_SC300_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup SC3000 + @{ + */ + +/* CMSIS SC300 definitions */ +#define __SC300_CMSIS_VERSION_MAIN (0x04U) /*!< [31:16] CMSIS HAL main version */ +#define __SC300_CMSIS_VERSION_SUB (0x1EU) /*!< [15:0] CMSIS HAL sub version */ +#define __SC300_CMSIS_VERSION ((__SC300_CMSIS_VERSION_MAIN << 16U) | \ + __SC300_CMSIS_VERSION_SUB ) /*!< CMSIS HAL version number */ + +#define __CORTEX_SC (300U) /*!< Cortex secure core */ + + +#if defined ( __CC_ARM ) + #define __ASM __asm /*!< asm keyword for ARM Compiler */ + #define __INLINE __inline /*!< inline keyword for ARM Compiler */ + #define __STATIC_INLINE static __inline + +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #define __ASM __asm /*!< asm keyword for ARM Compiler */ + #define __INLINE __inline /*!< inline keyword for ARM Compiler */ + #define __STATIC_INLINE static __inline + +#elif defined ( __GNUC__ ) + #define __ASM __asm /*!< asm keyword for GNU Compiler */ + #define __INLINE inline /*!< inline keyword for GNU Compiler */ + #define __STATIC_INLINE static inline + +#elif defined ( __ICCARM__ ) + #define __ASM __asm /*!< asm keyword for IAR Compiler */ + #define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */ + #define __STATIC_INLINE static inline + +#elif defined ( __TMS470__ ) + #define __ASM __asm /*!< asm keyword for TI CCS Compiler */ + #define __STATIC_INLINE static inline + +#elif defined ( __TASKING__ ) + #define __ASM __asm /*!< asm keyword for TASKING Compiler */ + #define __INLINE inline /*!< inline keyword for TASKING Compiler */ + #define __STATIC_INLINE static inline + +#elif defined ( __CSMC__ ) + #define __packed + #define __ASM _asm /*!< asm keyword for COSMIC Compiler */ + #define __INLINE inline /*!< inline keyword for COSMIC Compiler. Use -pc99 on compile line */ + #define __STATIC_INLINE static inline + +#else + #error Unknown compiler +#endif + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_PCS_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TMS470__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "core_cmInstr.h" /* Core Instruction Access */ +#include "core_cmFunc.h" /* Core Function Access */ + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_SC300_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_SC300_H_DEPENDANT +#define __CORE_SC300_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __SC300_REV + #define __SC300_REV 0x0000U + #warning "__SC300_REV not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 4U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group SC300 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_IT_Pos 25U /*!< xPSR: IT Position */ +#define xPSR_IT_Msk (3UL << xPSR_IT_Pos) /*!< xPSR: IT Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[8U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[24U]; + __IOM uint32_t ICER[8U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[24U]; + __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[24U]; + __IOM uint32_t ICPR[8U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[24U]; + __IOM uint32_t IABR[8U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[56U]; + __IOM uint8_t IP[240U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED5[644U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHP[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ISAR[5U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + uint32_t RESERVED0[5U]; + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ + uint32_t RESERVED1[129U]; + __IOM uint32_t SFCR; /*!< Offset: 0x290 (R/W) Security Features Control Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLBASE_Pos 29U /*!< SCB VTOR: TBLBASE Position */ +#define SCB_VTOR_TBLBASE_Msk (1UL << SCB_VTOR_TBLBASE_Pos) /*!< SCB VTOR: TBLBASE Mask */ + +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +#define SCB_AIRCR_VECTRESET_Pos 0U /*!< SCB AIRCR: VECTRESET Position */ +#define SCB_AIRCR_VECTRESET_Msk (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/) /*!< SCB AIRCR: VECTRESET Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +#define SCB_CCR_NONBASETHRDENA_Pos 0U /*!< SCB CCR: NONBASETHRDENA Position */ +#define SCB_CCR_NONBASETHRDENA_Msk (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/) /*!< SCB CCR: NONBASETHRDENA Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + uint32_t RESERVED1[1U]; +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[29U]; + __OM uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */ + __IM uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */ + __IOM uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */ + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[6U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TraceBusID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPrescale_Pos 8U /*!< ITM TCR: TSPrescale Position */ +#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Integration Write Register Definitions */ +#define ITM_IWR_ATVALIDM_Pos 0U /*!< ITM IWR: ATVALIDM Position */ +#define ITM_IWR_ATVALIDM_Msk (1UL /*<< ITM_IWR_ATVALIDM_Pos*/) /*!< ITM IWR: ATVALIDM Mask */ + +/* ITM Integration Read Register Definitions */ +#define ITM_IRR_ATREADYM_Pos 0U /*!< ITM IRR: ATREADYM Position */ +#define ITM_IRR_ATREADYM_Msk (1UL /*<< ITM_IRR_ATREADYM_Pos*/) /*!< ITM IRR: ATREADYM Mask */ + +/* ITM Integration Mode Control Register Definitions */ +#define ITM_IMCR_INTEGRATION_Pos 0U /*!< ITM IMCR: INTEGRATION Position */ +#define ITM_IMCR_INTEGRATION_Msk (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/) /*!< ITM IMCR: INTEGRATION Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + __IOM uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED0[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + __IOM uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + __IOM uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + __IOM uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Mask Register Definitions */ +#define DWT_MASK_MASK_Pos 0U /*!< DWT MASK: MASK Position */ +#define DWT_MASK_MASK_Msk (0x1FUL /*<< DWT_MASK_MASK_Pos*/) /*!< DWT MASK: MASK Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVADDR1_Pos 16U /*!< DWT FUNCTION: DATAVADDR1 Position */ +#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ + +#define DWT_FUNCTION_DATAVADDR0_Pos 12U /*!< DWT FUNCTION: DATAVADDR0 Position */ +#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_LNK1ENA_Pos 9U /*!< DWT FUNCTION: LNK1ENA Position */ +#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ + +#define DWT_FUNCTION_DATAVMATCH_Pos 8U /*!< DWT FUNCTION: DATAVMATCH Position */ +#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ + +#define DWT_FUNCTION_CYCMATCH_Pos 7U /*!< DWT FUNCTION: CYCMATCH Position */ +#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ + +#define DWT_FUNCTION_EMITRANGE_Pos 5U /*!< DWT FUNCTION: EMITRANGE Position */ +#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ + +#define DWT_FUNCTION_FUNCTION_Pos 0U /*!< DWT FUNCTION: FUNCTION Position */ +#define DWT_FUNCTION_FUNCTION_Msk (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IOM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER */ + __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ + __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ + __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration ETM Data Register Definitions (FIFO0) */ +#define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */ +#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ + +#define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */ +#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ + +#define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */ +#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ + +#define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */ +#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ + +#define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */ +#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ + +#define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */ +#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ + +#define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */ +#define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */ + +/* TPI ITATBCTR2 Register Definitions */ +#define TPI_ITATBCTR2_ATREADY_Pos 0U /*!< TPI ITATBCTR2: ATREADY Position */ +#define TPI_ITATBCTR2_ATREADY_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/) /*!< TPI ITATBCTR2: ATREADY Mask */ + +/* TPI Integration ITM Data Register Definitions (FIFO1) */ +#define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */ +#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ + +#define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */ +#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ + +#define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */ +#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ + +#define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */ +#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ + +#define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */ +#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ + +#define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */ +#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ + +#define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */ +#define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */ + +/* TPI ITATBCTR0 Register Definitions */ +#define TPI_ITATBCTR0_ATREADY_Pos 0U /*!< TPI ITATBCTR0: ATREADY Position */ +#define TPI_ITATBCTR0_ATREADY_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/) /*!< TPI ITATBCTR0: ATREADY Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */ +#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ + +#define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */ +#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_MajorType_Pos 4U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +#define TPI_DEVTYPE_SubType_Pos 0U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ + __IOM uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ + __IOM uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ + __IOM uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ +} MPU_Type; + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) ((value << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) ((value & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Cortex-M3 Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ +#define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ +#define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ +#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ +#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ +#define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ +#define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ +#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ + +#if (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << 8U) ); /* Insert write key and priorty group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable External Interrupt + \details Enables a device-specific interrupt in the NVIC interrupt controller. + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) +{ + NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)); +} + + +/** + \brief Disable External Interrupt + \details Disables a device-specific interrupt in the NVIC interrupt controller. + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) +{ + NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)); +} + + +/** + \brief Get Pending Interrupt + \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt. + \param [in] IRQn Interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + */ +__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of an external interrupt. + \param [in] IRQn Interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)); +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of an external interrupt. + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL)); +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in NVIC and returns the active bit. + \param [in] IRQn Interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + */ +__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn) +{ + return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of an interrupt. + \note The priority cannot be set for every core interrupt. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + */ +__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) < 0) + { + SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + NVIC->IP[((uint32_t)(int32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of an interrupt. + The interrupt number can be positive to specify an external (device specific) interrupt, + or negative to specify an internal (core) interrupt. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) < 0) + { + return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__STATIC_INLINE void NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY 0x5AA55AA5U /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_SC300_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/system/include/cmsis/stm32f0xx.h b/system/include/cmsis/stm32f0xx.h new file mode 100644 index 0000000..fe71a43 --- /dev/null +++ b/system/include/cmsis/stm32f0xx.h @@ -0,0 +1,5707 @@ +/** + ****************************************************************************** + * @file stm32f0xx.h + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief CMSIS Cortex-M0 Device Peripheral Access Layer Header File. + * This file contains all the peripheral register's definitions, bits + * definitions and memory mapping for STM32F0xx devices. + * + * The file is the unique include file that the application programmer + * is using in the C source code, usually in main.c. This file contains: + * - Configuration section that allows to select: + * - The device used in the target application + * - To use or not the peripheral???s drivers in application code(i.e. + * code will be based on direct access to peripheral???s registers + * rather than drivers API), this option is controlled by + * "#define USE_STDPERIPH_DRIVER" + * - To change few application-specific parameters such as the HSE + * crystal frequency + * - Data structures and the address mapping for all peripherals + * - Peripheral's registers declarations and bits definition + * - Macros to access peripheral???s registers hardware + * + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/** @addtogroup CMSIS + * @{ + */ + +/** @addtogroup stm32f0xx + * @{ + */ + +#ifndef __STM32F0XX_H +#define __STM32F0XX_H + +#ifdef __cplusplus + extern "C" { +#endif + +/** @addtogroup Library_configuration_section + * @{ + */ + +/* Uncomment the line below according to the target STM32F0 device used in your + application + */ + +#if !defined (STM32F030) && !defined (STM32F031) && !defined (STM32F051) && \ + !defined (STM32F072) && !defined (STM32F042) && !defined (STM32F091) && \ + !defined (STM32F070xB) && !defined (STM32F070x6) && !defined (STM32F030xC) + /* #define STM32F030 */ + /* #define STM32F031 */ + /* #define STM32F051 */ + /* #define STM32F072 */ + /* #define STM32F070xB */ + /* #define STM32F042 */ + /* #define STM32F070x6 */ + /* #define STM32F091 */ + /* #define STM32F030xC */ +#endif /* STM32F030 || STM32F031 || STM32F051 || STM32F072 || STM32F042 || STM32F091 || + STM32F070xB || STM32F070x6 || STM32F030xC */ + +/* Tip: To avoid modifying this file each time you need to switch between these + devices, you can define the device in your toolchain compiler preprocessor. + */ + +/* Old STM32F0XX definition, maintained for legacy purpose */ +#if defined(STM32F0XX) || defined(STM32F0XX_MD) + #define STM32F051 +#endif /* STM32F0XX */ + +/* Old STM32F0XX_LD definition, maintained for legacy purpose */ +#ifdef STM32F0XX_LD + #define STM32F031 +#endif /* STM32F0XX_LD */ + +/* Old STM32F0XX_HD definition, maintained for legacy purpose */ +#ifdef STM32F0XX_HD + #define STM32F072 +#endif /* STM32F0XX_HD */ + +/* Old STM32F030X6/X8 definition, maintained for legacy purpose */ +#if defined (STM32F030X8) || defined (STM32F030X6) + #define STM32F030 +#endif /* STM32F030X8 or STM32F030X6 */ + + +#if !defined (STM32F030) && !defined (STM32F031) && !defined (STM32F051) && \ + !defined (STM32F072) && !defined (STM32F042) && !defined (STM32F091) && \ + !defined (STM32F070xB) && !defined (STM32F070x6) && !defined (STM32F030xC) + #error "Please select first the target STM32F0xx device used in your application (in stm32f0xx.h file)" +#endif /* STM32F030 || STM32F031 || STM32F051 || STM32F072 || STM32F042 || STM32F091 || + STM32F070xB || STM32F070x6 || STM32F030xC */ + +#if !defined USE_STDPERIPH_DRIVER +/** + * @brief Comment the line below if you will not use the peripherals drivers. + In this case, these drivers will not be included and the application code will + be based on direct access to peripherals registers + */ + /*#define USE_STDPERIPH_DRIVER*/ +#endif /* USE_STDPERIPH_DRIVER */ + +/** + * @brief In the following line adjust the value of External High Speed oscillator (HSE) + used in your application + + Tip: To avoid modifying this file each time you need to use different HSE, you + can define the HSE value in your toolchain compiler preprocessor. + */ +#if !defined (HSE_VALUE) +#define HSE_VALUE ((uint32_t)8000000) /*!< Value of the External oscillator in Hz*/ +#endif /* HSE_VALUE */ + +/** + * @brief In the following line adjust the External High Speed oscillator (HSE) Startup + Timeout value + */ +#if !defined (HSE_STARTUP_TIMEOUT) +#define HSE_STARTUP_TIMEOUT ((uint16_t)0x5000) /*!< Time out for HSE start up */ +#endif /* HSE_STARTUP_TIMEOUT */ + +/** + * @brief In the following line adjust the Internal High Speed oscillator (HSI) Startup + Timeout value + */ +#if !defined (HSI_STARTUP_TIMEOUT) +#define HSI_STARTUP_TIMEOUT ((uint16_t)0x5000) /*!< Time out for HSI start up */ +#endif /* HSI_STARTUP_TIMEOUT */ + +#if !defined (HSI_VALUE) +#define HSI_VALUE ((uint32_t)8000000) /*!< Value of the Internal High Speed oscillator in Hz. + The real value may vary depending on the variations + in voltage and temperature. */ +#endif /* HSI_VALUE */ + +#if !defined (HSI14_VALUE) +#define HSI14_VALUE ((uint32_t)14000000) /*!< Value of the Internal High Speed oscillator for ADC in Hz. + The real value may vary depending on the variations + in voltage and temperature. */ +#endif /* HSI14_VALUE */ + +#if !defined (HSI48_VALUE) +#define HSI48_VALUE ((uint32_t)48000000) /*!< Value of the Internal High Speed oscillator for USB in Hz. + The real value may vary depending on the variations + in voltage and temperature. */ +#endif /* HSI48_VALUE */ + +#if !defined (LSI_VALUE) +#define LSI_VALUE ((uint32_t)40000) /*!< Value of the Internal Low Speed oscillator in Hz + The real value may vary depending on the variations + in voltage and temperature. */ +#endif /* LSI_VALUE */ + +#if !defined (LSE_VALUE) +#define LSE_VALUE ((uint32_t)32768) /*!< Value of the External Low Speed oscillator in Hz */ +#endif /* LSE_VALUE */ + +/** + * @brief STM32F0xx Standard Peripheral Library version number V1.4.0 + */ +#define __STM32F0XX_STDPERIPH_VERSION_MAIN (0x01) /*!< [31:24] main version */ +#define __STM32F0XX_STDPERIPH_VERSION_SUB1 (0x05) /*!< [23:16] sub1 version */ +#define __STM32F0XX_STDPERIPH_VERSION_SUB2 (0x00) /*!< [15:8] sub2 version */ +#define __STM32F0XX_STDPERIPH_VERSION_RC (0x00) /*!< [7:0] release candidate */ +#define __STM32F0XX_STDPERIPH_VERSION ((__STM32F0XX_STDPERIPH_VERSION_MAIN << 24)\ + |(__STM32F0XX_STDPERIPH_VERSION_SUB1 << 16)\ + |(__STM32F0XX_STDPERIPH_VERSION_SUB2 << 8)\ + |(__STM32F0XX_STDPERIPH_VERSION_RC)) + +/** + * @} + */ + +/** @addtogroup Configuration_section_for_CMSIS + * @{ + */ + +/** + * @brief STM32F0xx Interrupt Number Definition, according to the selected device + * in @ref Library_configuration_section + */ +#define __CM0_REV 0 /*!< Core Revision r0p0 */ +#define __MPU_PRESENT 0 /*!< STM32F0xx do not provide MPU */ +#define __NVIC_PRIO_BITS 2 /*!< STM32F0xx uses 2 Bits for the Priority Levels */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/*!< Interrupt Number Definition */ +typedef enum IRQn +{ +/****** Cortex-M0 Processor Exceptions Numbers ******************************************************/ + NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13, /*!< 3 Cortex-M0 Hard Fault Interrupt */ + SVC_IRQn = -5, /*!< 11 Cortex-M0 SV Call Interrupt */ + PendSV_IRQn = -2, /*!< 14 Cortex-M0 Pend SV Interrupt */ + SysTick_IRQn = -1, /*!< 15 Cortex-M0 System Tick Interrupt */ + +#if defined (STM32F051) +/****** STM32F051 specific Interrupt Numbers *************************************/ + WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */ + PVD_IRQn = 1, /*!< PVD through EXTI Line detect Interrupt */ + RTC_IRQn = 2, /*!< RTC through EXTI Line Interrupt */ + FLASH_IRQn = 3, /*!< FLASH Interrupt */ + RCC_IRQn = 4, /*!< RCC Interrupt */ + EXTI0_1_IRQn = 5, /*!< EXTI Line 0 and 1 Interrupts */ + EXTI2_3_IRQn = 6, /*!< EXTI Line 2 and 3 Interrupts */ + EXTI4_15_IRQn = 7, /*!< EXTI Line 4 to 15 Interrupts */ + TS_IRQn = 8, /*!< Touch sense controller Interrupt */ + DMA1_Channel1_IRQn = 9, /*!< DMA1 Channel 1 Interrupt */ + DMA1_Channel2_3_IRQn = 10, /*!< DMA1 Channel 2 and Channel 3 Interrupts */ + DMA1_Channel4_5_IRQn = 11, /*!< DMA1 Channel 4 and Channel 5 Interrupts */ + ADC1_COMP_IRQn = 12, /*!< ADC1, COMP1 and COMP2 Interrupts */ + TIM1_BRK_UP_TRG_COM_IRQn = 13, /*!< TIM1 Break, Update, Trigger and Commutation Interrupts */ + TIM1_CC_IRQn = 14, /*!< TIM1 Capture Compare Interrupt */ + TIM2_IRQn = 15, /*!< TIM2 Interrupt */ + TIM3_IRQn = 16, /*!< TIM3 Interrupt */ + TIM6_DAC_IRQn = 17, /*!< TIM6 and DAC Interrupts */ + TIM14_IRQn = 19, /*!< TIM14 Interrupt */ + TIM15_IRQn = 20, /*!< TIM15 Interrupt */ + TIM16_IRQn = 21, /*!< TIM16 Interrupt */ + TIM17_IRQn = 22, /*!< TIM17 Interrupt */ + I2C1_IRQn = 23, /*!< I2C1 Interrupt */ + I2C2_IRQn = 24, /*!< I2C2 Interrupt */ + SPI1_IRQn = 25, /*!< SPI1 Interrupt */ + SPI2_IRQn = 26, /*!< SPI2 Interrupt */ + USART1_IRQn = 27, /*!< USART1 Interrupt */ + USART2_IRQn = 28, /*!< USART2 Interrupt */ + CEC_IRQn = 30 /*!< CEC Interrupt */ +#elif defined (STM32F031) +/****** STM32F031 specific Interrupt Numbers *************************************/ + WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */ + PVD_IRQn = 1, /*!< PVD through EXTI Line detect Interrupt */ + RTC_IRQn = 2, /*!< RTC through EXTI Line Interrupt */ + FLASH_IRQn = 3, /*!< FLASH Interrupt */ + RCC_IRQn = 4, /*!< RCC Interrupt */ + EXTI0_1_IRQn = 5, /*!< EXTI Line 0 and 1 Interrupts */ + EXTI2_3_IRQn = 6, /*!< EXTI Line 2 and 3 Interrupts */ + EXTI4_15_IRQn = 7, /*!< EXTI Line 4 to 15 Interrupts */ + DMA1_Channel1_IRQn = 9, /*!< DMA1 Channel 1 Interrupt */ + DMA1_Channel2_3_IRQn = 10, /*!< DMA1 Channel 2 and Channel 3 Interrupts */ + DMA1_Channel4_5_IRQn = 11, /*!< DMA1 Channel 4 and Channel 5 Interrupts */ + ADC1_IRQn = 12, /*!< ADC1 Interrupt */ + TIM1_BRK_UP_TRG_COM_IRQn = 13, /*!< TIM1 Break, Update, Trigger and Commutation Interrupts */ + TIM1_CC_IRQn = 14, /*!< TIM1 Capture Compare Interrupt */ + TIM2_IRQn = 15, /*!< TIM2 Interrupt */ + TIM3_IRQn = 16, /*!< TIM3 Interrupt */ + TIM14_IRQn = 19, /*!< TIM14 Interrupt */ + TIM16_IRQn = 21, /*!< TIM16 Interrupt */ + TIM17_IRQn = 22, /*!< TIM17 Interrupt */ + I2C1_IRQn = 23, /*!< I2C1 Interrupt */ + SPI1_IRQn = 25, /*!< SPI1 Interrupt */ + USART1_IRQn = 27 /*!< USART1 Interrupt */ +#elif defined (STM32F030) +/****** STM32F030 specific Interrupt Numbers *************************************/ + WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */ + RTC_IRQn = 2, /*!< RTC through EXTI Line Interrupt */ + FLASH_IRQn = 3, /*!< FLASH Interrupt */ + RCC_IRQn = 4, /*!< RCC Interrupt */ + EXTI0_1_IRQn = 5, /*!< EXTI Line 0 and 1 Interrupts */ + EXTI2_3_IRQn = 6, /*!< EXTI Line 2 and 3 Interrupts */ + EXTI4_15_IRQn = 7, /*!< EXTI Line 4 to 15 Interrupts */ + DMA1_Channel1_IRQn = 9, /*!< DMA1 Channel 1 Interrupt */ + DMA1_Channel2_3_IRQn = 10, /*!< DMA1 Channel 2 and Channel 3 Interrupts */ + DMA1_Channel4_5_IRQn = 11, /*!< DMA1 Channel 4 and Channel 5 Interrupts */ + ADC1_IRQn = 12, /*!< ADC1 Interrupt */ + TIM1_BRK_UP_TRG_COM_IRQn = 13, /*!< TIM1 Break, Update, Trigger and Commutation Interrupts */ + TIM1_CC_IRQn = 14, /*!< TIM1 Capture Compare Interrupt */ + TIM3_IRQn = 16, /*!< TIM3 Interrupt */ + TIM14_IRQn = 19, /*!< TIM14 Interrupt */ + TIM15_IRQn = 20, /*!< TIM15 Interrupt */ + TIM16_IRQn = 21, /*!< TIM16 Interrupt */ + TIM17_IRQn = 22, /*!< TIM17 Interrupt */ + I2C1_IRQn = 23, /*!< I2C1 Interrupt */ + I2C2_IRQn = 24, /*!< I2C2 Interrupt */ + SPI1_IRQn = 25, /*!< SPI1 Interrupt */ + SPI2_IRQn = 26, /*!< SPI2 Interrupt */ + USART1_IRQn = 27, /*!< USART1 Interrupt */ + USART2_IRQn = 28 /*!< USART2 Interrupt */ +#elif defined (STM32F072) + WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */ + PVD_VDDIO2_IRQn = 1, /*!< PVD and VDDIO2 supply comparator through EXTI Line detect Interrupt */ + RTC_IRQn = 2, /*!< RTC through EXTI Line Interrupt */ + FLASH_IRQn = 3, /*!< FLASH Interrupt */ + RCC_CRS_IRQn = 4, /*!< RCC and CRS Interrupts */ + EXTI0_1_IRQn = 5, /*!< EXTI Line 0 and 1 Interrupts */ + EXTI2_3_IRQn = 6, /*!< EXTI Line 2 and 3 Interrupts */ + EXTI4_15_IRQn = 7, /*!< EXTI Line 4 to 15 Interrupts */ + TSC_IRQn = 8, /*!< TSC Interrupt */ + DMA1_Channel1_IRQn = 9, /*!< DMA1 Channel 1 Interrupt */ + DMA1_Channel2_3_IRQn = 10, /*!< DMA1 Channel 2 and Channel 3 Interrupts */ + DMA1_Channel4_5_6_7_IRQn = 11, /*!< DMA1 Channel 4, Channel 5, Channel 6 and Channel 7 Interrupts */ + ADC1_COMP_IRQn = 12, /*!< ADC1, COMP1 and COMP2 Interrupts */ + TIM1_BRK_UP_TRG_COM_IRQn = 13, /*!< TIM1 Break, Update, Trigger and Commutation Interrupts */ + TIM1_CC_IRQn = 14, /*!< TIM1 Capture Compare Interrupt */ + TIM2_IRQn = 15, /*!< TIM2 Interrupt */ + TIM3_IRQn = 16, /*!< TIM3 Interrupt */ + TIM6_DAC_IRQn = 17, /*!< TIM6 and DAC Interrupts */ + TIM7_IRQn = 18, /*!< TIM7 Interrupts */ + TIM14_IRQn = 19, /*!< TIM14 Interrupt */ + TIM15_IRQn = 20, /*!< TIM15 Interrupt */ + TIM16_IRQn = 21, /*!< TIM16 Interrupt */ + TIM17_IRQn = 22, /*!< TIM17 Interrupt */ + I2C1_IRQn = 23, /*!< I2C1 Interrupt */ + I2C2_IRQn = 24, /*!< I2C2 Interrupt */ + SPI1_IRQn = 25, /*!< SPI1 Interrupt */ + SPI2_IRQn = 26, /*!< SPI2 Interrupt */ + USART1_IRQn = 27, /*!< USART1 Interrupt */ + USART2_IRQn = 28, /*!< USART2 Interrupt */ + USART3_4_IRQn = 29, /*!< USART3 and USART4 Interrupts */ + CEC_CAN_IRQn = 30, /*!< CEC and CAN Interrupts */ + USB_IRQn = 31 /*!< USB Low Priority global Interrupt */ +#elif defined (STM32F042) + WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */ + PVD_VDDIO2_IRQn = 1, /*!< PVD and VDDIO2 supply comparator through EXTI Line detect Interrupt */ + RTC_IRQn = 2, /*!< RTC through EXTI Line Interrupt */ + FLASH_IRQn = 3, /*!< FLASH Interrupt */ + RCC_CRS_IRQn = 4, /*!< RCC and CRS Interrupts */ + EXTI0_1_IRQn = 5, /*!< EXTI Line 0 and 1 Interrupts */ + EXTI2_3_IRQn = 6, /*!< EXTI Line 2 and 3 Interrupts */ + EXTI4_15_IRQn = 7, /*!< EXTI Line 4 to 15 Interrupts */ + TSC_IRQn = 8, /*!< TSC Interrupt */ + DMA1_Channel1_IRQn = 9, /*!< DMA1 Channel 1 Interrupt */ + DMA1_Channel2_3_IRQn = 10, /*!< DMA1 Channel 2 and Channel 3 Interrupts */ + DMA1_Channel4_5_IRQn = 11, /*!< DMA1 Channel 4, Channel 5 Interrupts */ + ADC1_IRQn = 12, /*!< ADC1 Interrupts */ + TIM1_BRK_UP_TRG_COM_IRQn = 13, /*!< TIM1 Break, Update, Trigger and Commutation Interrupts */ + TIM1_CC_IRQn = 14, /*!< TIM1 Capture Compare Interrupt */ + TIM2_IRQn = 15, /*!< TIM2 Interrupt */ + TIM3_IRQn = 16, /*!< TIM3 Interrupt */ + TIM14_IRQn = 19, /*!< TIM14 Interrupt */ + TIM16_IRQn = 21, /*!< TIM16 Interrupt */ + TIM17_IRQn = 22, /*!< TIM17 Interrupt */ + I2C1_IRQn = 23, /*!< I2C1 Interrupt */ + SPI1_IRQn = 25, /*!< SPI1 Interrupt */ + SPI2_IRQn = 26, /*!< SPI2 Interrupt */ + USART1_IRQn = 27, /*!< USART1 Interrupt */ + USART2_IRQn = 28, /*!< USART2 Interrupt */ + CEC_CAN_IRQn = 30, /*!< CEC and CAN Interrupts */ + USB_IRQn = 31 /*!< USB Low Priority global Interrupt */ +#elif defined (STM32F091) + WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */ + PVD_VDDIO2_IRQn = 1, /*!< PVD & VDDIO2 Interrupts through EXTI Lines 16 and 31 */ + RTC_IRQn = 2, /*!< RTC Interrupt through EXTI Lines 17, 19 and 20 */ + FLASH_IRQn = 3, /*!< FLASH global Interrupt */ + RCC_CRS_IRQn = 4, /*!< RCC & CRS Global Interrupts */ + EXTI0_1_IRQn = 5, /*!< EXTI Line 0 and 1 Interrupts */ + EXTI2_3_IRQn = 6, /*!< EXTI Line 2 and 3 Interrupts */ + EXTI4_15_IRQn = 7, /*!< EXTI Line 4 to 15 Interrupts */ + TSC_IRQn = 8, /*!< Touch Sensing Controller Interrupts */ + DMA1_Ch1_IRQn = 9, /*!< DMA1 Channel 1 Interrupt */ + DMA1_Ch2_3_DMA2_Ch1_2_IRQn = 10, /*!< DMA1 Channel 2 and 3 & DMA2 Channel 1 and 2 Interrupts */ + DMA1_Ch4_7_DMA2_Ch3_5_IRQn = 11, /*!< DMA1 Channel 4 to 7 & DMA2 Channel 3 to 5 Interrupts */ + ADC1_COMP_IRQn = 12, /*!< ADC, COMP1 and COMP2 Interrupts (EXTI Lines 21 and 22) */ + TIM1_BRK_UP_TRG_COM_IRQn = 13, /*!< TIM1 Break, Update, Trigger and Commutation Interrupts */ + TIM1_CC_IRQn = 14, /*!< TIM1 Capture Compare Interrupt */ + TIM2_IRQn = 15, /*!< TIM2 global Interrupt */ + TIM3_IRQn = 16, /*!< TIM3 global Interrupt */ + TIM6_DAC_IRQn = 17, /*!< TIM6 global and DAC channel underrun error Interrupts */ + TIM7_IRQn = 18, /*!< TIM7 global Interrupt */ + TIM14_IRQn = 19, /*!< TIM14 global Interrupt */ + TIM15_IRQn = 20, /*!< TIM15 global Interrupt */ + TIM16_IRQn = 21, /*!< TIM16 global Interrupt */ + TIM17_IRQn = 22, /*!< TIM17 global Interrupt */ + I2C1_IRQn = 23, /*!< I2C1 Event Interrupt & EXTI Line23 Interrupt (I2C1 wakeup) */ + I2C2_IRQn = 24, /*!< I2C2 Event Interrupt & EXTI Line24 Interrupt (I2C2 wakeup) */ + SPI1_IRQn = 25, /*!< SPI1 global Interrupt */ + SPI2_IRQn = 26, /*!< SPI2 global Interrupt */ + USART1_IRQn = 27, /*!< USART1 global Interrupt & EXTI Line25 Interrupt (USART1 wakeup) */ + USART2_IRQn = 28, /*!< USART2 global Interrupt & EXTI Line26 Interrupt (USART2 wakeup) */ + USART3_8_IRQn = 29, /*!< USART3 to USART8 global Interrupts */ + CEC_CAN_IRQn = 30 /*!< CEC and CAN global Interrupts & EXTI Line27 Interrupt */ +#elif defined (STM32F070xB) + WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */ + RTC_IRQn = 2, /*!< RTC Interrupt through EXTI Lines 17, 19 and 20 */ + FLASH_IRQn = 3, /*!< FLASH global Interrupt */ + RCC_IRQn = 4, /*!< RCC Global Interrupts */ + EXTI0_1_IRQn = 5, /*!< EXTI Line 0 and 1 Interrupts */ + EXTI2_3_IRQn = 6, /*!< EXTI Line 2 and 3 Interrupts */ + EXTI4_15_IRQn = 7, /*!< EXTI Line 4 to 15 Interrupts */ + DMA1_Channel1_IRQn = 9, /*!< DMA1 Channel 1 Interrupt */ + DMA1_Channel2_3_IRQn = 10, /*!< DMA1 Channel 2 and Channel 3 Interrupts */ + DMA1_Channel4_5_IRQn = 11, /*!< DMA1 Channel 4 and Channel 5 Interrupts */ + ADC1_IRQn = 12, /*!< ADC1 interrupts (ADC interrupt combined with EXTI Lines 21 and 22 */ + TIM1_BRK_UP_TRG_COM_IRQn = 13, /*!< TIM1 Break, Update, Trigger and Commutation Interrupts */ + TIM1_CC_IRQn = 14, /*!< TIM1 Capture Compare Interrupt */ + TIM3_IRQn = 16, /*!< TIM3 global Interrupt */ + TIM6_IRQn = 17, /*!< TIM6 global Interrupts */ + TIM7_IRQn = 18, /*!< TIM7 global Interrupt */ + TIM14_IRQn = 19, /*!< TIM14 global Interrupt */ + TIM15_IRQn = 20, /*!< TIM15 global Interrupt */ + TIM16_IRQn = 21, /*!< TIM16 global Interrupt */ + TIM17_IRQn = 22, /*!< TIM17 global Interrupt */ + I2C1_IRQn = 23, /*!< I2C1 Event Interrupt & EXTI Line23 Interrupt (I2C1 wakeup) */ + I2C2_IRQn = 24, /*!< I2C2 Event Interrupt */ + SPI1_IRQn = 25, /*!< SPI1 global Interrupt */ + SPI2_IRQn = 26, /*!< SPI2 global Interrupt */ + USART1_IRQn = 27, /*!< USART1 global Interrupt */ + USART2_IRQn = 28, /*!< USART2 global Interrupt */ + USART3_4_IRQn = 29, /*!< USART3 and USART4 global Interrupts */ + USB_IRQn = 31 /*!< USB global Interrupts & EXTI Line18 Interrupt */ +#elif defined (STM32F070x6) + WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */ + RTC_IRQn = 2, /*!< RTC Interrupt through EXTI Lines 17, 19 and 20 */ + FLASH_IRQn = 3, /*!< FLASH global Interrupt */ + RCC_IRQn = 4, /*!< RCC Global Interrupts */ + EXTI0_1_IRQn = 5, /*!< EXTI Line 0 and 1 Interrupts */ + EXTI2_3_IRQn = 6, /*!< EXTI Line 2 and 3 Interrupts */ + EXTI4_15_IRQn = 7, /*!< EXTI Line 4 to 15 Interrupts */ + DMA1_Channel1_IRQn = 9, /*!< DMA1 Channel 1 Interrupt */ + DMA1_Channel2_3_IRQn = 10, /*!< DMA1 Channel 2 and Channel 3 Interrupts */ + DMA1_Channel4_5_IRQn = 11, /*!< DMA1 Channel 4 and Channel 5 Interrupts */ + ADC1_IRQn = 12, /*!< ADC1 Interrupt */ + TIM1_BRK_UP_TRG_COM_IRQn = 13, /*!< TIM1 Break, Update, Trigger and Commutation Interrupts */ + TIM1_CC_IRQn = 14, /*!< TIM1 Capture Compare Interrupt */ + TIM3_IRQn = 16, /*!< TIM3 global Interrupt */ + TIM14_IRQn = 19, /*!< TIM14 global Interrupt */ + TIM16_IRQn = 21, /*!< TIM16 global Interrupt */ + TIM17_IRQn = 22, /*!< TIM17 global Interrupt */ + I2C1_IRQn = 23, /*!< I2C1 Event Interrupt & EXTI Line23 Interrupt (I2C1 wakeup) */ + SPI1_IRQn = 25, /*!< SPI1 global Interrupt */ + USART1_IRQn = 27, /*!< USART1 global Interrupt & EXTI Line25 Interrupt (USART1 wakeup) */ + USART2_IRQn = 28, /*!< USART2 global Interrupt */ + USB_IRQn = 31 /*!< USB global Interrupts & EXTI Line18 Interrupt */ +#elif defined (STM32F030xC) + WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */ + RTC_IRQn = 2, /*!< RTC Interrupt through EXTI Lines 17, 19 and 20 */ + FLASH_IRQn = 3, /*!< FLASH global Interrupt */ + RCC_IRQn = 4, /*!< RCC Global Interrupts */ + EXTI0_1_IRQn = 5, /*!< EXTI Line 0 and 1 Interrupts */ + EXTI2_3_IRQn = 6, /*!< EXTI Line 2 and 3 Interrupts */ + EXTI4_15_IRQn = 7, /*!< EXTI Line 4 to 15 Interrupts */ + DMA1_Channel1_IRQn = 9, /*!< DMA1 Channel 1 Interrupt */ + DMA1_Channel2_3_IRQn = 10, /*!< DMA1 Channel 2 and Channel 3 Interrupts */ + DMA1_Channel4_5_IRQn = 11, /*!< DMA1 Channel 4 and Channel 5 Interrupts */ + ADC1_IRQn = 12, /*!< ADC Interrupts */ + TIM1_BRK_UP_TRG_COM_IRQn = 13, /*!< TIM1 Break, Update, Trigger and Commutation Interrupts */ + TIM1_CC_IRQn = 14, /*!< TIM1 Capture Compare Interrupt */ + TIM3_IRQn = 16, /*!< TIM3 global Interrupt */ + TIM6_IRQn = 17, /*!< TIM6 global Interrupts */ + TIM7_IRQn = 18, /*!< TIM7 global Interrupt */ + TIM14_IRQn = 19, /*!< TIM14 global Interrupt */ + TIM15_IRQn = 20, /*!< TIM15 global Interrupt */ + TIM16_IRQn = 21, /*!< TIM16 global Interrupt */ + TIM17_IRQn = 22, /*!< TIM17 global Interrupt */ + I2C1_IRQn = 23, /*!< I2C1 Event Interrupt & EXTI Line23 Interrupt (I2C1 wakeup) */ + I2C2_IRQn = 24, /*!< I2C2 Event Interrupt */ + SPI1_IRQn = 25, /*!< SPI1 global Interrupt */ + SPI2_IRQn = 26, /*!< SPI2 global Interrupt */ + USART1_IRQn = 27, /*!< USART1 global Interrupt & EXTI Line25 Interrupt (USART1 wakeup) */ + USART2_IRQn = 28, /*!< USART2 global Interrupt & EXTI Line26 Interrupt (USART2 wakeup) */ + USART3_6_IRQn = 29, /*!< USART3 to USART6 global Interrupts */ +#endif /* STM32F051 */ +}IRQn_Type; + +/** + * @} + */ + +#include "core_cm0.h" +#include "system_stm32f0xx.h" +#include + +/** @addtogroup Exported_types + * @{ + */ + +typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus; + +typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState; +#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE)) + +typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus; + +/** @addtogroup Peripheral_registers_structures + * @{ + */ + +/** + * @brief Analog to Digital Converter + */ + +typedef struct +{ + __IO uint32_t ISR; /*!< ADC Interrupt and Status register, Address offset:0x00 */ + __IO uint32_t IER; /*!< ADC Interrupt Enable register, Address offset:0x04 */ + __IO uint32_t CR; /*!< ADC Control register, Address offset:0x08 */ + __IO uint32_t CFGR1; /*!< ADC Configuration register 1, Address offset:0x0C */ + __IO uint32_t CFGR2; /*!< ADC Configuration register 2, Address offset:0x10 */ + __IO uint32_t SMPR; /*!< ADC Sampling time register, Address offset:0x14 */ + uint32_t RESERVED1; /*!< Reserved, 0x18 */ + uint32_t RESERVED2; /*!< Reserved, 0x1C */ + __IO uint32_t TR; /*!< ADC watchdog threshold register, Address offset:0x20 */ + uint32_t RESERVED3; /*!< Reserved, 0x24 */ + __IO uint32_t CHSELR; /*!< ADC channel selection register, Address offset:0x28 */ + uint32_t RESERVED4[5]; /*!< Reserved, 0x2C */ + __IO uint32_t DR; /*!< ADC data register, Address offset:0x40 */ +} ADC_TypeDef; + +typedef struct +{ + __IO uint32_t CCR; +} ADC_Common_TypeDef; + + +/** + * @brief Controller Area Network TxMailBox + */ +typedef struct +{ + __IO uint32_t TIR; /*!< CAN TX mailbox identifier register */ + __IO uint32_t TDTR; /*!< CAN mailbox data length control and time stamp register */ + __IO uint32_t TDLR; /*!< CAN mailbox data low register */ + __IO uint32_t TDHR; /*!< CAN mailbox data high register */ +} CAN_TxMailBox_TypeDef; + +/** + * @brief Controller Area Network FIFOMailBox + */ +typedef struct +{ + __IO uint32_t RIR; /*!< CAN receive FIFO mailbox identifier register */ + __IO uint32_t RDTR; /*!< CAN receive FIFO mailbox data length control and time stamp register */ + __IO uint32_t RDLR; /*!< CAN receive FIFO mailbox data low register */ + __IO uint32_t RDHR; /*!< CAN receive FIFO mailbox data high register */ +} CAN_FIFOMailBox_TypeDef; + +/** + * @brief Controller Area Network FilterRegister + */ +typedef struct +{ + __IO uint32_t FR1; /*!< CAN Filter bank register 1 */ + __IO uint32_t FR2; /*!< CAN Filter bank register 1 */ +} CAN_FilterRegister_TypeDef; + +/** + * @brief Controller Area Network + */ +typedef struct +{ + __IO uint32_t MCR; /*!< CAN master control register, Address offset: 0x00 */ + __IO uint32_t MSR; /*!< CAN master status register, Address offset: 0x04 */ + __IO uint32_t TSR; /*!< CAN transmit status register, Address offset: 0x08 */ + __IO uint32_t RF0R; /*!< CAN receive FIFO 0 register, Address offset: 0x0C */ + __IO uint32_t RF1R; /*!< CAN receive FIFO 1 register, Address offset: 0x10 */ + __IO uint32_t IER; /*!< CAN interrupt enable register, Address offset: 0x14 */ + __IO uint32_t ESR; /*!< CAN error status register, Address offset: 0x18 */ + __IO uint32_t BTR; /*!< CAN bit timing register, Address offset: 0x1C */ + uint32_t RESERVED0[88]; /*!< Reserved, 0x020 - 0x17F */ + CAN_TxMailBox_TypeDef sTxMailBox[3]; /*!< CAN Tx MailBox, Address offset: 0x180 - 0x1AC */ + CAN_FIFOMailBox_TypeDef sFIFOMailBox[2]; /*!< CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC */ + uint32_t RESERVED1[12]; /*!< Reserved, 0x1D0 - 0x1FF */ + __IO uint32_t FMR; /*!< CAN filter master register, Address offset: 0x200 */ + __IO uint32_t FM1R; /*!< CAN filter mode register, Address offset: 0x204 */ + uint32_t RESERVED2; /*!< Reserved, 0x208 */ + __IO uint32_t FS1R; /*!< CAN filter scale register, Address offset: 0x20C */ + uint32_t RESERVED3; /*!< Reserved, 0x210 */ + __IO uint32_t FFA1R; /*!< CAN filter FIFO assignment register, Address offset: 0x214 */ + uint32_t RESERVED4; /*!< Reserved, 0x218 */ + __IO uint32_t FA1R; /*!< CAN filter activation register, Address offset: 0x21C */ + uint32_t RESERVED5[8]; /*!< Reserved, 0x220-0x23F */ + CAN_FilterRegister_TypeDef sFilterRegister[28]; /*!< CAN Filter Register, Address offset: 0x240-0x31C */ +} CAN_TypeDef; + +/** + * @brief HDMI-CEC + */ + +typedef struct +{ + __IO uint32_t CR; /*!< CEC control register, Address offset:0x00 */ + __IO uint32_t CFGR; /*!< CEC configuration register, Address offset:0x04 */ + __IO uint32_t TXDR; /*!< CEC Tx data register , Address offset:0x08 */ + __IO uint32_t RXDR; /*!< CEC Rx Data Register, Address offset:0x0C */ + __IO uint32_t ISR; /*!< CEC Interrupt and Status Register, Address offset:0x10 */ + __IO uint32_t IER; /*!< CEC interrupt enable register, Address offset:0x14 */ +}CEC_TypeDef; + +/** + * @brief Comparator + */ + +typedef struct +{ + __IO uint32_t CSR; /*!< COMP comparator control and status register, Address offset: 0x1C */ +} COMP_TypeDef; + + +/** + * @brief CRC calculation unit + */ + +typedef struct +{ + __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */ + __IO uint8_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */ + uint8_t RESERVED0; /*!< Reserved, 0x05 */ + uint16_t RESERVED1; /*!< Reserved, 0x06 */ + __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */ + uint32_t RESERVED2; /*!< Reserved, 0x0C */ + __IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */ + __IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */ +} CRC_TypeDef; + +/** + * @brief Clock Recovery System + */ +typedef struct +{ +__IO uint32_t CR; /*!< CRS ccontrol register, Address offset: 0x00 */ +__IO uint32_t CFGR; /*!< CRS configuration register, Address offset: 0x04 */ +__IO uint32_t ISR; /*!< CRS interrupt and status register, Address offset: 0x08 */ +__IO uint32_t ICR; /*!< CRS interrupt flag clear register, Address offset: 0x0C */ +} CRS_TypeDef; + +/** + * @brief Digital to Analog Converter + */ + +typedef struct +{ + __IO uint32_t CR; /*!< DAC control register, Address offset: 0x00 */ + __IO uint32_t SWTRIGR; /*!< DAC software trigger register, Address offset: 0x04 */ + __IO uint32_t DHR12R1; /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */ + __IO uint32_t DHR12L1; /*!< DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C */ + __IO uint32_t DHR8R1; /*!< DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 */ + __IO uint32_t DHR12R2; /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */ + __IO uint32_t DHR12L2; /*!< DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 */ + __IO uint32_t DHR8R2; /*!< DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C */ + __IO uint32_t DHR12RD; /*!< Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 */ + __IO uint32_t DHR12LD; /*!< DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 */ + __IO uint32_t DHR8RD; /*!< DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 */ + __IO uint32_t DOR1; /*!< DAC channel1 data output register, Address offset: 0x2C */ + __IO uint32_t DOR2; /*!< DAC channel2 data output register, Address offset: 0x30 */ + __IO uint32_t SR; /*!< DAC status register, Address offset: 0x34 */ +} DAC_TypeDef; + +/** + * @brief Debug MCU + */ + +typedef struct +{ + __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */ + __IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */ + __IO uint32_t APB1FZ; /*!< Debug MCU APB1 freeze register, Address offset: 0x08 */ + __IO uint32_t APB2FZ; /*!< Debug MCU APB2 freeze register, Address offset: 0x0C */ +}DBGMCU_TypeDef; + +/** + * @brief DMA Controller + */ + +typedef struct +{ + __IO uint32_t CCR; /*!< DMA channel x configuration register */ + __IO uint32_t CNDTR; /*!< DMA channel x number of data register */ + __IO uint32_t CPAR; /*!< DMA channel x peripheral address register */ + __IO uint32_t CMAR; /*!< DMA channel x memory address register */ +} DMA_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */ + __IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */ + uint32_t RESERVED0[40];/*!< Reserved as declared by channel typedef 0x08 - 0xA4*/ + __IO uint32_t RMPCR; /*!< Remap control register, Address offset: 0xA8 */ +}DMA_TypeDef; + +/** + * @brief External Interrupt/Event Controller + */ + +typedef struct +{ + __IO uint32_t IMR; /*! exti[31] Interrupt */ +#define SYSCFG_ITLINE1_SR_VDDIO2 ((uint32_t)0x00000002) /*!< VDDIO2 -> exti[16] Interrupt */ +#define SYSCFG_ITLINE2_SR_RTC_WAKEUP ((uint32_t)0x00000001) /*!< RTC WAKEUP -> exti[20] Interrupt */ +#define SYSCFG_ITLINE2_SR_RTC_TSTAMP ((uint32_t)0x00000002) /*!< RTC Time Stamp -> exti[19] interrupt */ +#define SYSCFG_ITLINE2_SR_RTC_ALRA ((uint32_t)0x00000003) /*!< RTC Alarm -> exti[17] interrupt .... */ +#define SYSCFG_ITLINE3_SR_FLASH_ITF ((uint32_t)0x00000001) /*!< Flash ITF Interrupt */ +#define SYSCFG_ITLINE4_SR_CRS ((uint32_t)0x00000001) /*!< CRS interrupt */ +#define SYSCFG_ITLINE4_SR_CLK_CTRL ((uint32_t)0x00000002) /*!< CLK CTRL interrupt */ +#define SYSCFG_ITLINE5_SR_EXTI0 ((uint32_t)0x00000001) /*!< External Interrupt 0 */ +#define SYSCFG_ITLINE5_SR_EXTI1 ((uint32_t)0x00000002) /*!< External Interrupt 1 */ +#define SYSCFG_ITLINE6_SR_EXTI2 ((uint32_t)0x00000001) /*!< External Interrupt 2 */ +#define SYSCFG_ITLINE6_SR_EXTI3 ((uint32_t)0x00000002) /*!< External Interrupt 3 */ +#define SYSCFG_ITLINE7_SR_EXTI4 ((uint32_t)0x00000001) /*!< External Interrupt 15 to 4 */ +#define SYSCFG_ITLINE7_SR_EXTI5 ((uint32_t)0x00000002) /*!< External Interrupt 15 to 4 */ +#define SYSCFG_ITLINE7_SR_EXTI6 ((uint32_t)0x00000004) /*!< External Interrupt 15 to 4 */ +#define SYSCFG_ITLINE7_SR_EXTI7 ((uint32_t)0x00000008) /*!< External Interrupt 15 to 4 */ +#define SYSCFG_ITLINE7_SR_EXTI8 ((uint32_t)0x00000010) /*!< External Interrupt 15 to 4 */ +#define SYSCFG_ITLINE7_SR_EXTI9 ((uint32_t)0x00000020) /*!< External Interrupt 15 to 4 */ +#define SYSCFG_ITLINE7_SR_EXTI10 ((uint32_t)0x00000040) /*!< External Interrupt 15 to 4 */ +#define SYSCFG_ITLINE7_SR_EXTI11 ((uint32_t)0x00000080) /*!< External Interrupt 15 to 4 */ +#define SYSCFG_ITLINE7_SR_EXTI12 ((uint32_t)0x00000100) /*!< External Interrupt 15 to 4 */ +#define SYSCFG_ITLINE7_SR_EXTI13 ((uint32_t)0x00000200) /*!< External Interrupt 15 to 4 */ +#define SYSCFG_ITLINE7_SR_EXTI14 ((uint32_t)0x00000400) /*!< External Interrupt 15 to 4 */ +#define SYSCFG_ITLINE7_SR_EXTI15 ((uint32_t)0x00000800) /*!< External Interrupt 15 to 4 */ +#define SYSCFG_ITLINE8_SR_TSC_EOA ((uint32_t)0x00000001) /*!< Touch control EOA Interrupt */ +#define SYSCFG_ITLINE8_SR_TSC_MCE ((uint32_t)0x00000002) /*!< Touch control MCE Interrupt */ +#define SYSCFG_ITLINE9_SR_DMA1_CH1 ((uint32_t)0x00000001) /*!< DMA1 Channel 1 Interrupt */ +#define SYSCFG_ITLINE10_SR_DMA1_CH2 ((uint32_t)0x00000001) /*!< DMA1 Channel 2 Interrupt */ +#define SYSCFG_ITLINE10_SR_DMA1_CH3 ((uint32_t)0x00000002) /*!< DMA2 Channel 3 Interrupt */ +#define SYSCFG_ITLINE10_SR_DMA2_CH1 ((uint32_t)0x00000004) /*!< DMA2 Channel 1 Interrupt */ +#define SYSCFG_ITLINE10_SR_DMA2_CH2 ((uint32_t)0x00000008) /*!< DMA2 Channel 2 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH4 ((uint32_t)0x00000001) /*!< DMA1 Channel 4 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH5 ((uint32_t)0x00000002) /*!< DMA1 Channel 5 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH6 ((uint32_t)0x00000004) /*!< DMA1 Channel 6 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH7 ((uint32_t)0x00000008) /*!< DMA1 Channel 7 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA2_CH3 ((uint32_t)0x00000010) /*!< DMA2 Channel 3 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA2_CH4 ((uint32_t)0x00000020) /*!< DMA2 Channel 4 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA2_CH5 ((uint32_t)0x00000040) /*!< DMA2 Channel 5 Interrupt */ +#define SYSCFG_ITLINE12_SR_ADC ((uint32_t)0x00000001) /*!< ADC Interrupt */ +#define SYSCFG_ITLINE12_SR_COMP1 ((uint32_t)0x00000002) /*!< COMP1 Interrupt -> exti[21] */ +#define SYSCFG_ITLINE12_SR_COMP2 ((uint32_t)0x00000004) /*!< COMP2 Interrupt -> exti[22] */ +#define SYSCFG_ITLINE13_SR_TIM1_BRK ((uint32_t)0x00000001) /*!< TIM1 BRK Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_UPD ((uint32_t)0x00000002) /*!< TIM1 UPD Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_TRG ((uint32_t)0x00000004) /*!< TIM1 TRG Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_CCU ((uint32_t)0x00000008) /*!< TIM1 CCU Interrupt */ +#define SYSCFG_ITLINE14_SR_TIM1_CC ((uint32_t)0x00000001) /*!< TIM1 CC Interrupt */ +#define SYSCFG_ITLINE15_SR_TIM2_GLB ((uint32_t)0x00000001) /*!< TIM2 GLB Interrupt */ +#define SYSCFG_ITLINE16_SR_TIM3_GLB ((uint32_t)0x00000001) /*!< TIM3 GLB Interrupt */ +#define SYSCFG_ITLINE17_SR_DAC ((uint32_t)0x00000001) /*!< DAC Interrupt */ +#define SYSCFG_ITLINE17_SR_TIM6_GLB ((uint32_t)0x00000002) /*!< TIM6 GLB Interrupt */ +#define SYSCFG_ITLINE18_SR_TIM7_GLB ((uint32_t)0x00000001) /*!< TIM7 GLB Interrupt */ +#define SYSCFG_ITLINE19_SR_TIM14_GLB ((uint32_t)0x00000001) /*!< TIM14 GLB Interrupt */ +#define SYSCFG_ITLINE20_SR_TIM15_GLB ((uint32_t)0x00000001) /*!< TIM15 GLB Interrupt */ +#define SYSCFG_ITLINE21_SR_TIM16_GLB ((uint32_t)0x00000001) /*!< TIM16 GLB Interrupt */ +#define SYSCFG_ITLINE22_SR_TIM17_GLB ((uint32_t)0x00000001) /*!< TIM17 GLB Interrupt */ +#define SYSCFG_ITLINE23_SR_I2C1_GLB ((uint32_t)0x00000001) /*!< I2C1 GLB Interrupt -> exti[23] */ +#define SYSCFG_ITLINE24_SR_I2C2_GLB ((uint32_t)0x00000001) /*!< I2C2 GLB Interrupt */ +#define SYSCFG_ITLINE25_SR_SPI1 ((uint32_t)0x00000001) /*!< SPI1 Interrupt */ +#define SYSCFG_ITLINE26_SR_SPI2 ((uint32_t)0x00000001) /*!< SPI2 Interrupt */ +#define SYSCFG_ITLINE27_SR_USART1_GLB ((uint32_t)0x00000001) /*!< USART1 GLB Interrupt -> exti[25] */ +#define SYSCFG_ITLINE28_SR_USART2_GLB ((uint32_t)0x00000001) /*!< USART2 GLB Interrupt -> exti[26] */ +#define SYSCFG_ITLINE29_SR_USART3_GLB ((uint32_t)0x00000001) /*!< USART3 GLB Interrupt -> exti[28] */ +#define SYSCFG_ITLINE29_SR_USART4_GLB ((uint32_t)0x00000002) /*!< USART4 GLB Interrupt */ +#define SYSCFG_ITLINE29_SR_USART5_GLB ((uint32_t)0x00000004) /*!< USART5 GLB Interrupt */ +#define SYSCFG_ITLINE29_SR_USART6_GLB ((uint32_t)0x00000008) /*!< USART6 GLB Interrupt */ +#define SYSCFG_ITLINE29_SR_USART7_GLB ((uint32_t)0x00000010) /*!< USART7 GLB Interrupt */ +#define SYSCFG_ITLINE29_SR_USART8_GLB ((uint32_t)0x00000020) /*!< USART8 GLB Interrupt */ +#define SYSCFG_ITLINE30_SR_CAN ((uint32_t)0x00000001) /*!< CAN Interrupt */ +#define SYSCFG_ITLINE30_SR_CEC ((uint32_t)0x00000002) /*!< CEC Interrupt */ + +/******************************************************************************/ +/* */ +/* Timers (TIM) */ +/* */ +/******************************************************************************/ +/******************* Bit definition for TIM_CR1 register ********************/ +#define TIM_CR1_CEN ((uint16_t)0x0001) /*!
© COPYRIGHT 2014 STMicroelectronics
+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/** @addtogroup CMSIS + * @{ + */ + +/** @addtogroup stm32f0xx_system + * @{ + */ + +/** + * @brief Define to prevent recursive inclusion + */ +#ifndef __SYSTEM_STM32F0XX_H +#define __SYSTEM_STM32F0XX_H + +#ifdef __cplusplus + extern "C" { +#endif + +/** @addtogroup STM32F0xx_System_Includes + * @{ + */ + +/** + * @} + */ + + +/** @addtogroup STM32F0xx_System_Exported_types + * @{ + */ + +extern uint32_t SystemCoreClock; /*!< System Clock Frequency (Core Clock) */ + +/** + * @} + */ + +/** @addtogroup STM32F0xx_System_Exported_Constants + * @{ + */ + +/** + * @} + */ + +/** @addtogroup STM32F0xx_System_Exported_Macros + * @{ + */ + +/** + * @} + */ + +/** @addtogroup STM32F0xx_System_Exported_Functions + * @{ + */ + +extern void SystemInit(void); +extern void SystemCoreClockUpdate(void); +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /*__SYSTEM_STM32F0XX_H */ + +/** + * @} + */ + +/** + * @} + */ +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/include/cortexm/ExceptionHandlers.h b/system/include/cortexm/ExceptionHandlers.h new file mode 100644 index 0000000..4ab9dfe --- /dev/null +++ b/system/include/cortexm/ExceptionHandlers.h @@ -0,0 +1,116 @@ +/* + * This file is part of the ??OS++ distribution. + * (https://github.com/micro-os-plus) + * Copyright (c) 2014 Liviu Ionescu. + * + * Permission is hereby granted, free of charge, to any person + * obtaining a copy of this software and associated documentation + * files (the "Software"), to deal in the Software without + * restriction, including without limitation the rights to use, + * copy, modify, merge, publish, distribute, sublicense, and/or + * sell copies of the Software, and to permit persons to whom + * the Software is furnished to do so, subject to the following + * conditions: + * + * The above copyright notice and this permission notice shall be + * included in all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR + * OTHER DEALINGS IN THE SOFTWARE. + */ + +#ifndef CORTEXM_EXCEPTION_HANDLERS_H_ +#define CORTEXM_EXCEPTION_HANDLERS_H_ + +#include + +#if defined(DEBUG) +#define __DEBUG_BKPT() asm volatile ("bkpt 0") +#endif + +// ---------------------------------------------------------------------------- + +#if defined(__cplusplus) +extern "C" +{ +#endif + +// External references to cortexm_handlers.c + + extern void + Reset_Handler (void); + extern void + NMI_Handler (void); + extern void + HardFault_Handler (void); + +#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) + extern void + MemManage_Handler (void); + extern void + BusFault_Handler (void); + extern void + UsageFault_Handler (void); + extern void + DebugMon_Handler (void); +#endif + + extern void + SVC_Handler (void); + + extern void + PendSV_Handler (void); + extern void + SysTick_Handler (void); + + // Exception Stack Frame of the Cortex-M3 or Cortex-M4 processor. + typedef struct + { + uint32_t r0; + uint32_t r1; + uint32_t r2; + uint32_t r3; + uint32_t r12; + uint32_t lr; + uint32_t pc; + uint32_t psr; +#if defined(__ARM_ARCH_7EM__) + uint32_t s[16]; +#endif + } ExceptionStackFrame; + +#if defined(TRACE) +#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) + void + dumpExceptionStack (ExceptionStackFrame* frame, uint32_t cfsr, uint32_t mmfar, + uint32_t bfar, uint32_t lr); +#endif // defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) +#if defined(__ARM_ARCH_6M__) + void + dumpExceptionStack (ExceptionStackFrame* frame, uint32_t lr); +#endif // defined(__ARM_ARCH_6M__) +#endif // defined(TRACE) + + void + HardFault_Handler_C (ExceptionStackFrame* frame, uint32_t lr); + +#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) + void + UsageFault_Handler_C (ExceptionStackFrame* frame, uint32_t lr); + void + BusFault_Handler_C (ExceptionStackFrame* frame, uint32_t lr); +#endif // defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) + +#if defined(__cplusplus) +} +#endif + +// ---------------------------------------------------------------------------- + +#endif // CORTEXM_EXCEPTION_HANDLERS_H_ diff --git a/system/include/diag/Trace.h b/system/include/diag/Trace.h new file mode 100644 index 0000000..b90005e --- /dev/null +++ b/system/include/diag/Trace.h @@ -0,0 +1,168 @@ +/* + * This file is part of the ??OS++ distribution. + * (https://github.com/micro-os-plus) + * Copyright (c) 2014 Liviu Ionescu. + * + * Permission is hereby granted, free of charge, to any person + * obtaining a copy of this software and associated documentation + * files (the "Software"), to deal in the Software without + * restriction, including without limitation the rights to use, + * copy, modify, merge, publish, distribute, sublicense, and/or + * sell copies of the Software, and to permit persons to whom + * the Software is furnished to do so, subject to the following + * conditions: + * + * The above copyright notice and this permission notice shall be + * included in all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR + * OTHER DEALINGS IN THE SOFTWARE. + */ + +#ifndef DIAG_TRACE_H_ +#define DIAG_TRACE_H_ + +// ---------------------------------------------------------------------------- + +#include + +// ---------------------------------------------------------------------------- + +// The trace device is an independent output channel, intended for debug +// purposes. +// +// The API is simple, and mimics the standard output calls: +// - trace_printf() +// - trace_puts() +// - trace_putchar(); +// +// The implementation is done in +// - trace_write() +// +// Trace support is enabled by adding the TRACE definition. +// By default the trace messages are forwarded to the ITM output, +// but can be rerouted via any device or completely suppressed by +// changing the definitions required in system/src/diag/trace_impl.c +// (currently OS_USE_TRACE_ITM, OS_USE_TRACE_SEMIHOSTING_DEBUG/_STDOUT). +// +// When TRACE is not defined, all functions are inlined to empty bodies. +// This has the advantage that the trace call do not need to be conditionally +// compiled with #ifdef TRACE/#endif + + +#if defined(TRACE) + +#if defined(__cplusplus) +extern "C" +{ +#endif + + void + trace_initialize(void); + + // Implementation dependent + ssize_t + trace_write(const char* buf, size_t nbyte); + + // ----- Portable ----- + + int + trace_printf(const char* format, ...); + + int + trace_puts(const char *s); + + int + trace_putchar(int c); + + void + trace_dump_args(int argc, char* argv[]); + +#if defined(__cplusplus) +} +#endif + +#else // !defined(TRACE) + +#if defined(__cplusplus) +extern "C" +{ +#endif + + inline void + trace_initialize(void); + + // Implementation dependent + inline ssize_t + trace_write(const char* buf, size_t nbyte); + + inline int + trace_printf(const char* format, ...); + + inline int + trace_puts(const char *s); + + inline int + trace_putchar(int c); + + inline void + trace_dump_args(int argc, char* argv[]); + +#if defined(__cplusplus) +} +#endif + +inline void +__attribute__((always_inline)) +trace_initialize(void) +{ +} + +// Empty definitions when trace is not defined +inline ssize_t +__attribute__((always_inline)) +trace_write(const char* buf __attribute__((unused)), + size_t nbyte __attribute__((unused))) +{ + return 0; +} + +inline int +__attribute__((always_inline)) +trace_printf(const char* format __attribute__((unused)), ...) + { + return 0; + } + +inline int +__attribute__((always_inline)) +trace_puts(const char *s __attribute__((unused))) +{ + return 0; +} + +inline int +__attribute__((always_inline)) +trace_putchar(int c) +{ + return c; +} + +inline void +__attribute__((always_inline)) +trace_dump_args(int argc __attribute__((unused)), + char* argv[] __attribute__((unused))) +{ +} + +#endif // defined(TRACE) + +// ---------------------------------------------------------------------------- + +#endif // DIAG_TRACE_H_ diff --git a/system/include/stm32f0-stdperiph/stm32f0xx_adc.h b/system/include/stm32f0-stdperiph/stm32f0xx_adc.h new file mode 100644 index 0000000..f364d9c --- /dev/null +++ b/system/include/stm32f0-stdperiph/stm32f0xx_adc.h @@ -0,0 +1,450 @@ +/** + ****************************************************************************** + * @file stm32f0xx_adc.h + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file contains all the functions prototypes for the ADC firmware + * library + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F0XX_ADC_H +#define __STM32F0XX_ADC_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup ADC + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief ADC Init structure definition + */ + +typedef struct +{ + uint32_t ADC_Resolution; /*!< Selects the resolution of the conversion. + This parameter can be a value of @ref ADC_Resolution */ + + FunctionalState ADC_ContinuousConvMode; /*!< Specifies whether the conversion is performed in + Continuous or Single mode. + This parameter can be set to ENABLE or DISABLE. */ + + uint32_t ADC_ExternalTrigConvEdge; /*!< Selects the external trigger Edge and enables the + trigger of a regular group. This parameter can be a value + of @ref ADC_external_trigger_edge_conversion */ + + uint32_t ADC_ExternalTrigConv; /*!< Defines the external trigger used to start the analog + to digital conversion of regular channels. This parameter + can be a value of @ref ADC_external_trigger_sources_for_channels_conversion */ + + uint32_t ADC_DataAlign; /*!< Specifies whether the ADC data alignment is left or right. + This parameter can be a value of @ref ADC_data_align */ + + uint32_t ADC_ScanDirection; /*!< Specifies in which direction the channels will be scanned + in the sequence. + This parameter can be a value of @ref ADC_Scan_Direction */ +}ADC_InitTypeDef; + + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup ADC_Exported_Constants + * @{ + */ +#define IS_ADC_ALL_PERIPH(PERIPH) ((PERIPH) == ADC1) + +/** @defgroup ADC_JitterOff + * @{ + */ +/* These defines are obsolete and maintained for legacy purpose only. They are replaced by the ADC_ClockMode */ +#define ADC_JitterOff_PCLKDiv2 ADC_CFGR2_JITOFFDIV2 +#define ADC_JitterOff_PCLKDiv4 ADC_CFGR2_JITOFFDIV4 + +#define IS_ADC_JITTEROFF(JITTEROFF) (((JITTEROFF) & 0x3FFFFFFF) == (uint32_t)RESET) + +/** + * @} + */ + +/** @defgroup ADC_ClockMode + * @{ + */ +#define ADC_ClockMode_AsynClk ((uint32_t)0x00000000) /*!< ADC Asynchronous clock mode */ +#define ADC_ClockMode_SynClkDiv2 ADC_CFGR2_CKMODE_0 /*!< Synchronous clock mode divided by 2 */ +#define ADC_ClockMode_SynClkDiv4 ADC_CFGR2_CKMODE_1 /*!< Synchronous clock mode divided by 4 */ +#define IS_ADC_CLOCKMODE(CLOCK) (((CLOCK) == ADC_ClockMode_AsynClk) ||\ + ((CLOCK) == ADC_ClockMode_SynClkDiv2) ||\ + ((CLOCK) == ADC_ClockMode_SynClkDiv4)) + +/** + * @} + */ + +/** @defgroup ADC_Resolution + * @{ + */ +#define ADC_Resolution_12b ((uint32_t)0x00000000) +#define ADC_Resolution_10b ADC_CFGR1_RES_0 +#define ADC_Resolution_8b ADC_CFGR1_RES_1 +#define ADC_Resolution_6b ADC_CFGR1_RES + +#define IS_ADC_RESOLUTION(RESOLUTION) (((RESOLUTION) == ADC_Resolution_12b) || \ + ((RESOLUTION) == ADC_Resolution_10b) || \ + ((RESOLUTION) == ADC_Resolution_8b) || \ + ((RESOLUTION) == ADC_Resolution_6b)) + +/** + * @} + */ + +/** @defgroup ADC_external_trigger_edge_conversion + * @{ + */ +#define ADC_ExternalTrigConvEdge_None ((uint32_t)0x00000000) +#define ADC_ExternalTrigConvEdge_Rising ADC_CFGR1_EXTEN_0 +#define ADC_ExternalTrigConvEdge_Falling ADC_CFGR1_EXTEN_1 +#define ADC_ExternalTrigConvEdge_RisingFalling ADC_CFGR1_EXTEN + +#define IS_ADC_EXT_TRIG_EDGE(EDGE) (((EDGE) == ADC_ExternalTrigConvEdge_None) || \ + ((EDGE) == ADC_ExternalTrigConvEdge_Rising) || \ + ((EDGE) == ADC_ExternalTrigConvEdge_Falling) || \ + ((EDGE) == ADC_ExternalTrigConvEdge_RisingFalling)) +/** + * @} + */ + +/** @defgroup ADC_external_trigger_sources_for_channels_conversion + * @{ + */ + +/* TIM1 */ +#define ADC_ExternalTrigConv_T1_TRGO ((uint32_t)0x00000000) +#define ADC_ExternalTrigConv_T1_CC4 ADC_CFGR1_EXTSEL_0 + +/* TIM2 */ +#define ADC_ExternalTrigConv_T2_TRGO ADC_CFGR1_EXTSEL_1 + +/* TIM3 */ +#define ADC_ExternalTrigConv_T3_TRGO ((uint32_t)(ADC_CFGR1_EXTSEL_0 | ADC_CFGR1_EXTSEL_1)) + +/* TIM15 */ +#define ADC_ExternalTrigConv_T15_TRGO ADC_CFGR1_EXTSEL_2 + +#define IS_ADC_EXTERNAL_TRIG_CONV(CONV) (((CONV) == ADC_ExternalTrigConv_T1_TRGO) || \ + ((CONV) == ADC_ExternalTrigConv_T1_CC4) || \ + ((CONV) == ADC_ExternalTrigConv_T2_TRGO) || \ + ((CONV) == ADC_ExternalTrigConv_T3_TRGO) || \ + ((CONV) == ADC_ExternalTrigConv_T15_TRGO)) +/** + * @} + */ + +/** @defgroup ADC_data_align + * @{ + */ + +#define ADC_DataAlign_Right ((uint32_t)0x00000000) +#define ADC_DataAlign_Left ADC_CFGR1_ALIGN + +#define IS_ADC_DATA_ALIGN(ALIGN) (((ALIGN) == ADC_DataAlign_Right) || \ + ((ALIGN) == ADC_DataAlign_Left)) +/** + * @} + */ + +/** @defgroup ADC_Scan_Direction + * @{ + */ + +#define ADC_ScanDirection_Upward ((uint32_t)0x00000000) +#define ADC_ScanDirection_Backward ADC_CFGR1_SCANDIR + +#define IS_ADC_SCAN_DIRECTION(DIRECTION) (((DIRECTION) == ADC_ScanDirection_Upward) || \ + ((DIRECTION) == ADC_ScanDirection_Backward)) +/** + * @} + */ + +/** @defgroup ADC_DMA_Mode + * @{ + */ + +#define ADC_DMAMode_OneShot ((uint32_t)0x00000000) +#define ADC_DMAMode_Circular ADC_CFGR1_DMACFG + +#define IS_ADC_DMA_MODE(MODE) (((MODE) == ADC_DMAMode_OneShot) || \ + ((MODE) == ADC_DMAMode_Circular)) +/** + * @} + */ + +/** @defgroup ADC_analog_watchdog_selection + * @{ + */ + +#define ADC_AnalogWatchdog_Channel_0 ((uint32_t)0x00000000) +#define ADC_AnalogWatchdog_Channel_1 ((uint32_t)0x04000000) +#define ADC_AnalogWatchdog_Channel_2 ((uint32_t)0x08000000) +#define ADC_AnalogWatchdog_Channel_3 ((uint32_t)0x0C000000) +#define ADC_AnalogWatchdog_Channel_4 ((uint32_t)0x10000000) +#define ADC_AnalogWatchdog_Channel_5 ((uint32_t)0x14000000) +#define ADC_AnalogWatchdog_Channel_6 ((uint32_t)0x18000000) +#define ADC_AnalogWatchdog_Channel_7 ((uint32_t)0x1C000000) +#define ADC_AnalogWatchdog_Channel_8 ((uint32_t)0x20000000) +#define ADC_AnalogWatchdog_Channel_9 ((uint32_t)0x24000000) +#define ADC_AnalogWatchdog_Channel_10 ((uint32_t)0x28000000) /*!< Not available for STM32F031 devices */ +#define ADC_AnalogWatchdog_Channel_11 ((uint32_t)0x2C000000) /*!< Not available for STM32F031 devices */ +#define ADC_AnalogWatchdog_Channel_12 ((uint32_t)0x30000000) /*!< Not available for STM32F031 devices */ +#define ADC_AnalogWatchdog_Channel_13 ((uint32_t)0x34000000) /*!< Not available for STM32F031 devices */ +#define ADC_AnalogWatchdog_Channel_14 ((uint32_t)0x38000000) /*!< Not available for STM32F031 devices */ +#define ADC_AnalogWatchdog_Channel_15 ((uint32_t)0x3C000000) /*!< Not available for STM32F031 devices */ +#define ADC_AnalogWatchdog_Channel_16 ((uint32_t)0x40000000) +#define ADC_AnalogWatchdog_Channel_17 ((uint32_t)0x44000000) +#define ADC_AnalogWatchdog_Channel_18 ((uint32_t)0x48000000) + + +#define IS_ADC_ANALOG_WATCHDOG_CHANNEL(CHANNEL) (((CHANNEL) == ADC_AnalogWatchdog_Channel_0) || \ + ((CHANNEL) == ADC_AnalogWatchdog_Channel_1) || \ + ((CHANNEL) == ADC_AnalogWatchdog_Channel_2) || \ + ((CHANNEL) == ADC_AnalogWatchdog_Channel_3) || \ + ((CHANNEL) == ADC_AnalogWatchdog_Channel_4) || \ + ((CHANNEL) == ADC_AnalogWatchdog_Channel_5) || \ + ((CHANNEL) == ADC_AnalogWatchdog_Channel_6) || \ + ((CHANNEL) == ADC_AnalogWatchdog_Channel_7) || \ + ((CHANNEL) == ADC_AnalogWatchdog_Channel_8) || \ + ((CHANNEL) == ADC_AnalogWatchdog_Channel_9) || \ + ((CHANNEL) == ADC_AnalogWatchdog_Channel_10) || \ + ((CHANNEL) == ADC_AnalogWatchdog_Channel_11) || \ + ((CHANNEL) == ADC_AnalogWatchdog_Channel_12) || \ + ((CHANNEL) == ADC_AnalogWatchdog_Channel_13) || \ + ((CHANNEL) == ADC_AnalogWatchdog_Channel_14) || \ + ((CHANNEL) == ADC_AnalogWatchdog_Channel_15) || \ + ((CHANNEL) == ADC_AnalogWatchdog_Channel_16) || \ + ((CHANNEL) == ADC_AnalogWatchdog_Channel_17) || \ + ((CHANNEL) == ADC_AnalogWatchdog_Channel_18)) +/** + * @} + */ + +/** @defgroup ADC_sampling_times + * @{ + */ + +#define ADC_SampleTime_1_5Cycles ((uint32_t)0x00000000) +#define ADC_SampleTime_7_5Cycles ((uint32_t)0x00000001) +#define ADC_SampleTime_13_5Cycles ((uint32_t)0x00000002) +#define ADC_SampleTime_28_5Cycles ((uint32_t)0x00000003) +#define ADC_SampleTime_41_5Cycles ((uint32_t)0x00000004) +#define ADC_SampleTime_55_5Cycles ((uint32_t)0x00000005) +#define ADC_SampleTime_71_5Cycles ((uint32_t)0x00000006) +#define ADC_SampleTime_239_5Cycles ((uint32_t)0x00000007) + +#define IS_ADC_SAMPLE_TIME(TIME) (((TIME) == ADC_SampleTime_1_5Cycles) || \ + ((TIME) == ADC_SampleTime_7_5Cycles) || \ + ((TIME) == ADC_SampleTime_13_5Cycles) || \ + ((TIME) == ADC_SampleTime_28_5Cycles) || \ + ((TIME) == ADC_SampleTime_41_5Cycles) || \ + ((TIME) == ADC_SampleTime_55_5Cycles) || \ + ((TIME) == ADC_SampleTime_71_5Cycles) || \ + ((TIME) == ADC_SampleTime_239_5Cycles)) +/** + * @} + */ + +/** @defgroup ADC_thresholds + * @{ + */ + +#define IS_ADC_THRESHOLD(THRESHOLD) ((THRESHOLD) <= 0xFFF) + +/** + * @} + */ + +/** @defgroup ADC_channels + * @{ + */ + +#define ADC_Channel_0 ADC_CHSELR_CHSEL0 +#define ADC_Channel_1 ADC_CHSELR_CHSEL1 +#define ADC_Channel_2 ADC_CHSELR_CHSEL2 +#define ADC_Channel_3 ADC_CHSELR_CHSEL3 +#define ADC_Channel_4 ADC_CHSELR_CHSEL4 +#define ADC_Channel_5 ADC_CHSELR_CHSEL5 +#define ADC_Channel_6 ADC_CHSELR_CHSEL6 +#define ADC_Channel_7 ADC_CHSELR_CHSEL7 +#define ADC_Channel_8 ADC_CHSELR_CHSEL8 +#define ADC_Channel_9 ADC_CHSELR_CHSEL9 +#define ADC_Channel_10 ADC_CHSELR_CHSEL10 /*!< Not available for STM32F031 devices */ +#define ADC_Channel_11 ADC_CHSELR_CHSEL11 /*!< Not available for STM32F031 devices */ +#define ADC_Channel_12 ADC_CHSELR_CHSEL12 /*!< Not available for STM32F031 devices */ +#define ADC_Channel_13 ADC_CHSELR_CHSEL13 /*!< Not available for STM32F031 devices */ +#define ADC_Channel_14 ADC_CHSELR_CHSEL14 /*!< Not available for STM32F031 devices */ +#define ADC_Channel_15 ADC_CHSELR_CHSEL15 /*!< Not available for STM32F031 devices */ +#define ADC_Channel_16 ADC_CHSELR_CHSEL16 +#define ADC_Channel_17 ADC_CHSELR_CHSEL17 +#define ADC_Channel_18 ADC_CHSELR_CHSEL18 /*!< Not available for STM32F030 devices */ + +#define ADC_Channel_TempSensor ((uint32_t)ADC_Channel_16) +#define ADC_Channel_Vrefint ((uint32_t)ADC_Channel_17) +#define ADC_Channel_Vbat ((uint32_t)ADC_Channel_18) /*!< Not available for STM32F030 devices */ + +#define IS_ADC_CHANNEL(CHANNEL) (((CHANNEL) != (uint32_t)RESET) && (((CHANNEL) & 0xFFF80000) == (uint32_t)RESET)) + +/** + * @} + */ + +/** @defgroup ADC_interrupts_definition + * @{ + */ + +#define ADC_IT_ADRDY ADC_IER_ADRDYIE +#define ADC_IT_EOSMP ADC_IER_EOSMPIE +#define ADC_IT_EOC ADC_IER_EOCIE +#define ADC_IT_EOSEQ ADC_IER_EOSEQIE +#define ADC_IT_OVR ADC_IER_OVRIE +#define ADC_IT_AWD ADC_IER_AWDIE + +#define IS_ADC_CONFIG_IT(IT) (((IT) != (uint32_t)RESET) && (((IT) & 0xFFFFFF60) == (uint32_t)RESET)) + +#define IS_ADC_GET_IT(IT) (((IT) == ADC_IT_ADRDY) || ((IT) == ADC_IT_EOSMP) || \ + ((IT) == ADC_IT_EOC) || ((IT) == ADC_IT_EOSEQ) || \ + ((IT) == ADC_IT_OVR) || ((IT) == ADC_IT_AWD)) + +#define IS_ADC_CLEAR_IT(IT) (((IT) != (uint32_t)RESET) && (((IT) & 0xFFFFFF60) == (uint32_t)RESET)) + +/** + * @} + */ + +/** @defgroup ADC_flags_definition + * @{ + */ + +#define ADC_FLAG_ADRDY ADC_ISR_ADRDY +#define ADC_FLAG_EOSMP ADC_ISR_EOSMP +#define ADC_FLAG_EOC ADC_ISR_EOC +#define ADC_FLAG_EOSEQ ADC_ISR_EOSEQ +#define ADC_FLAG_OVR ADC_ISR_OVR +#define ADC_FLAG_AWD ADC_ISR_AWD + +#define ADC_FLAG_ADEN ((uint32_t)0x01000001) +#define ADC_FLAG_ADDIS ((uint32_t)0x01000002) +#define ADC_FLAG_ADSTART ((uint32_t)0x01000004) +#define ADC_FLAG_ADSTP ((uint32_t)0x01000010) +#define ADC_FLAG_ADCAL ((uint32_t)0x81000000) + +#define IS_ADC_CLEAR_FLAG(FLAG) (((FLAG) != (uint32_t)RESET) && (((FLAG) & 0xFFFFFF60) == (uint32_t)RESET)) + +#define IS_ADC_GET_FLAG(FLAG) (((FLAG) == ADC_FLAG_ADRDY) || ((FLAG) == ADC_FLAG_EOSMP) || \ + ((FLAG) == ADC_FLAG_EOC) || ((FLAG) == ADC_FLAG_EOSEQ) || \ + ((FLAG) == ADC_FLAG_AWD) || ((FLAG) == ADC_FLAG_OVR) || \ + ((FLAG) == ADC_FLAG_ADEN) || ((FLAG) == ADC_FLAG_ADDIS) || \ + ((FLAG) == ADC_FLAG_ADSTART) || ((FLAG) == ADC_FLAG_ADSTP) || \ + ((FLAG) == ADC_FLAG_ADCAL)) +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ + +/* Function used to set the ADC configuration to the default reset state *****/ +void ADC_DeInit(ADC_TypeDef* ADCx); + +/* Initialization and Configuration functions *********************************/ +void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct); +void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct); +void ADC_ClockModeConfig(ADC_TypeDef* ADCx, uint32_t ADC_ClockMode); +void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState); +/* This Function is obsolete and maintained for legacy purpose only. + ADC_ClockModeConfig() function should be used instead */ +void ADC_JitterCmd(ADC_TypeDef* ADCx, uint32_t ADC_JitterOff, FunctionalState NewState); + +/* Power saving functions *****************************************************/ +void ADC_AutoPowerOffCmd(ADC_TypeDef* ADCx, FunctionalState NewState); +void ADC_WaitModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState); + +/* Analog Watchdog configuration functions ************************************/ +void ADC_AnalogWatchdogCmd(ADC_TypeDef* ADCx, FunctionalState NewState); +void ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef* ADCx, uint16_t HighThreshold,uint16_t LowThreshold); +void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef* ADCx, uint32_t ADC_AnalogWatchdog_Channel); +void ADC_AnalogWatchdogSingleChannelCmd(ADC_TypeDef* ADCx, FunctionalState NewState); + +/* Temperature Sensor , Vrefint and Vbat management function ******************/ +void ADC_TempSensorCmd(FunctionalState NewState); +void ADC_VrefintCmd(FunctionalState NewState); +void ADC_VbatCmd(FunctionalState NewState); /*!< Not applicable for STM32F030 devices */ + +/* Channels Configuration functions *******************************************/ +void ADC_ChannelConfig(ADC_TypeDef* ADCx, uint32_t ADC_Channel, uint32_t ADC_SampleTime); +void ADC_ContinuousModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState); +void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState); +void ADC_OverrunModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState); +uint32_t ADC_GetCalibrationFactor(ADC_TypeDef* ADCx); +void ADC_StopOfConversion(ADC_TypeDef* ADCx); +void ADC_StartOfConversion(ADC_TypeDef* ADCx); +uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx); + +/* Regular Channels DMA Configuration functions *******************************/ +void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState); +void ADC_DMARequestModeConfig(ADC_TypeDef* ADCx, uint32_t ADC_DMARequestMode); + +/* Interrupts and flags management functions **********************************/ +void ADC_ITConfig(ADC_TypeDef* ADCx, uint32_t ADC_IT, FunctionalState NewState); +FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint32_t ADC_FLAG); +void ADC_ClearFlag(ADC_TypeDef* ADCx, uint32_t ADC_FLAG); +ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint32_t ADC_IT); +void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint32_t ADC_IT); + +#ifdef __cplusplus +} +#endif + +#endif /*__STM32F0XX_ADC_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/include/stm32f0-stdperiph/stm32f0xx_can.h b/system/include/stm32f0-stdperiph/stm32f0xx_can.h new file mode 100644 index 0000000..7e4ca37 --- /dev/null +++ b/system/include/stm32f0-stdperiph/stm32f0xx_can.h @@ -0,0 +1,643 @@ +/** + ****************************************************************************** + * @file stm32f0xx_can.h + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file contains all the functions prototypes for the CAN firmware + * library, applicable only for STM32F072 devices. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F0xx_CAN_H +#define __STM32F0xx_CAN_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup CAN + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +#define IS_CAN_ALL_PERIPH(PERIPH) (((PERIPH) == CAN)) + +/** + * @brief CAN init structure definition + */ +typedef struct +{ + uint16_t CAN_Prescaler; /*!< Specifies the length of a time quantum. + It ranges from 1 to 1024. */ + + uint8_t CAN_Mode; /*!< Specifies the CAN operating mode. + This parameter can be a value of @ref CAN_operating_mode */ + + uint8_t CAN_SJW; /*!< Specifies the maximum number of time quanta + the CAN hardware is allowed to lengthen or + shorten a bit to perform resynchronization. + This parameter can be a value of @ref CAN_synchronisation_jump_width */ + + uint8_t CAN_BS1; /*!< Specifies the number of time quanta in Bit + Segment 1. This parameter can be a value of + @ref CAN_time_quantum_in_bit_segment_1 */ + + uint8_t CAN_BS2; /*!< Specifies the number of time quanta in Bit Segment 2. + This parameter can be a value of @ref CAN_time_quantum_in_bit_segment_2 */ + + FunctionalState CAN_TTCM; /*!< Enable or disable the time triggered communication mode. + This parameter can be set either to ENABLE or DISABLE. */ + + FunctionalState CAN_ABOM; /*!< Enable or disable the automatic bus-off management. + This parameter can be set either to ENABLE or DISABLE. */ + + FunctionalState CAN_AWUM; /*!< Enable or disable the automatic wake-up mode. + This parameter can be set either to ENABLE or DISABLE. */ + + FunctionalState CAN_NART; /*!< Enable or disable the non-automatic retransmission mode. + This parameter can be set either to ENABLE or DISABLE. */ + + FunctionalState CAN_RFLM; /*!< Enable or disable the Receive FIFO Locked mode. + This parameter can be set either to ENABLE or DISABLE. */ + + FunctionalState CAN_TXFP; /*!< Enable or disable the transmit FIFO priority. + This parameter can be set either to ENABLE or DISABLE. */ +} CAN_InitTypeDef; + +/** + * @brief CAN filter init structure definition + */ +typedef struct +{ + uint16_t CAN_FilterIdHigh; /*!< Specifies the filter identification number (MSBs for a 32-bit + configuration, first one for a 16-bit configuration). + This parameter can be a value between 0x0000 and 0xFFFF */ + + uint16_t CAN_FilterIdLow; /*!< Specifies the filter identification number (LSBs for a 32-bit + configuration, second one for a 16-bit configuration). + This parameter can be a value between 0x0000 and 0xFFFF */ + + uint16_t CAN_FilterMaskIdHigh; /*!< Specifies the filter mask number or identification number, + according to the mode (MSBs for a 32-bit configuration, + first one for a 16-bit configuration). + This parameter can be a value between 0x0000 and 0xFFFF */ + + uint16_t CAN_FilterMaskIdLow; /*!< Specifies the filter mask number or identification number, + according to the mode (LSBs for a 32-bit configuration, + second one for a 16-bit configuration). + This parameter can be a value between 0x0000 and 0xFFFF */ + + uint16_t CAN_FilterFIFOAssignment; /*!< Specifies the FIFO (0 or 1) which will be assigned to the filter. + This parameter can be a value of @ref CAN_filter_FIFO */ + + uint8_t CAN_FilterNumber; /*!< Specifies the filter which will be initialized. It ranges from 0 to 13. */ + + uint8_t CAN_FilterMode; /*!< Specifies the filter mode to be initialized. + This parameter can be a value of @ref CAN_filter_mode */ + + uint8_t CAN_FilterScale; /*!< Specifies the filter scale. + This parameter can be a value of @ref CAN_filter_scale */ + + FunctionalState CAN_FilterActivation; /*!< Enable or disable the filter. + This parameter can be set either to ENABLE or DISABLE. */ +} CAN_FilterInitTypeDef; + +/** + * @brief CAN Tx message structure definition + */ +typedef struct +{ + uint32_t StdId; /*!< Specifies the standard identifier. + This parameter can be a value between 0 to 0x7FF. */ + + uint32_t ExtId; /*!< Specifies the extended identifier. + This parameter can be a value between 0 to 0x1FFFFFFF. */ + + uint8_t IDE; /*!< Specifies the type of identifier for the message that + will be transmitted. This parameter can be a value + of @ref CAN_identifier_type */ + + uint8_t RTR; /*!< Specifies the type of frame for the message that will + be transmitted. This parameter can be a value of + @ref CAN_remote_transmission_request */ + + uint8_t DLC; /*!< Specifies the length of the frame that will be + transmitted. This parameter can be a value between + 0 to 8 */ + + uint8_t Data[8]; /*!< Contains the data to be transmitted. It ranges from 0 + to 0xFF. */ +} CanTxMsg; + +/** + * @brief CAN Rx message structure definition + */ +typedef struct +{ + uint32_t StdId; /*!< Specifies the standard identifier. + This parameter can be a value between 0 to 0x7FF. */ + + uint32_t ExtId; /*!< Specifies the extended identifier. + This parameter can be a value between 0 to 0x1FFFFFFF. */ + + uint8_t IDE; /*!< Specifies the type of identifier for the message that + will be received. This parameter can be a value of + @ref CAN_identifier_type */ + + uint8_t RTR; /*!< Specifies the type of frame for the received message. + This parameter can be a value of + @ref CAN_remote_transmission_request */ + + uint8_t DLC; /*!< Specifies the length of the frame that will be received. + This parameter can be a value between 0 to 8 */ + + uint8_t Data[8]; /*!< Contains the data to be received. It ranges from 0 to + 0xFF. */ + + uint8_t FMI; /*!< Specifies the index of the filter the message stored in + the mailbox passes through. This parameter can be a + value between 0 to 0xFF */ +} CanRxMsg; + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup CAN_Exported_Constants + * @{ + */ + +/** @defgroup CAN_InitStatus + * @{ + */ + +#define CAN_InitStatus_Failed ((uint8_t)0x00) /*!< CAN initialization failed */ +#define CAN_InitStatus_Success ((uint8_t)0x01) /*!< CAN initialization OK */ + + +/* Legacy defines */ +#define CANINITFAILED CAN_InitStatus_Failed +#define CANINITOK CAN_InitStatus_Success +/** + * @} + */ + +/** @defgroup CAN_operating_mode + * @{ + */ + +#define CAN_Mode_Normal ((uint8_t)0x00) /*!< normal mode */ +#define CAN_Mode_LoopBack ((uint8_t)0x01) /*!< loopback mode */ +#define CAN_Mode_Silent ((uint8_t)0x02) /*!< silent mode */ +#define CAN_Mode_Silent_LoopBack ((uint8_t)0x03) /*!< loopback combined with silent mode */ + +#define IS_CAN_MODE(MODE) (((MODE) == CAN_Mode_Normal) || \ + ((MODE) == CAN_Mode_LoopBack)|| \ + ((MODE) == CAN_Mode_Silent) || \ + ((MODE) == CAN_Mode_Silent_LoopBack)) +/** + * @} + */ + + + /** + * @defgroup CAN_operating_mode + * @{ + */ +#define CAN_OperatingMode_Initialization ((uint8_t)0x00) /*!< Initialization mode */ +#define CAN_OperatingMode_Normal ((uint8_t)0x01) /*!< Normal mode */ +#define CAN_OperatingMode_Sleep ((uint8_t)0x02) /*!< sleep mode */ + + +#define IS_CAN_OPERATING_MODE(MODE) (((MODE) == CAN_OperatingMode_Initialization) ||\ + ((MODE) == CAN_OperatingMode_Normal)|| \ + ((MODE) == CAN_OperatingMode_Sleep)) +/** + * @} + */ + +/** + * @defgroup CAN_operating_mode_status + * @{ + */ + +#define CAN_ModeStatus_Failed ((uint8_t)0x00) /*!< CAN entering the specific mode failed */ +#define CAN_ModeStatus_Success ((uint8_t)!CAN_ModeStatus_Failed) /*!< CAN entering the specific mode Succeed */ +/** + * @} + */ + +/** @defgroup CAN_synchronisation_jump_width + * @{ + */ +#define CAN_SJW_1tq ((uint8_t)0x00) /*!< 1 time quantum */ +#define CAN_SJW_2tq ((uint8_t)0x01) /*!< 2 time quantum */ +#define CAN_SJW_3tq ((uint8_t)0x02) /*!< 3 time quantum */ +#define CAN_SJW_4tq ((uint8_t)0x03) /*!< 4 time quantum */ + +#define IS_CAN_SJW(SJW) (((SJW) == CAN_SJW_1tq) || ((SJW) == CAN_SJW_2tq)|| \ + ((SJW) == CAN_SJW_3tq) || ((SJW) == CAN_SJW_4tq)) +/** + * @} + */ + +/** @defgroup CAN_time_quantum_in_bit_segment_1 + * @{ + */ +#define CAN_BS1_1tq ((uint8_t)0x00) /*!< 1 time quantum */ +#define CAN_BS1_2tq ((uint8_t)0x01) /*!< 2 time quantum */ +#define CAN_BS1_3tq ((uint8_t)0x02) /*!< 3 time quantum */ +#define CAN_BS1_4tq ((uint8_t)0x03) /*!< 4 time quantum */ +#define CAN_BS1_5tq ((uint8_t)0x04) /*!< 5 time quantum */ +#define CAN_BS1_6tq ((uint8_t)0x05) /*!< 6 time quantum */ +#define CAN_BS1_7tq ((uint8_t)0x06) /*!< 7 time quantum */ +#define CAN_BS1_8tq ((uint8_t)0x07) /*!< 8 time quantum */ +#define CAN_BS1_9tq ((uint8_t)0x08) /*!< 9 time quantum */ +#define CAN_BS1_10tq ((uint8_t)0x09) /*!< 10 time quantum */ +#define CAN_BS1_11tq ((uint8_t)0x0A) /*!< 11 time quantum */ +#define CAN_BS1_12tq ((uint8_t)0x0B) /*!< 12 time quantum */ +#define CAN_BS1_13tq ((uint8_t)0x0C) /*!< 13 time quantum */ +#define CAN_BS1_14tq ((uint8_t)0x0D) /*!< 14 time quantum */ +#define CAN_BS1_15tq ((uint8_t)0x0E) /*!< 15 time quantum */ +#define CAN_BS1_16tq ((uint8_t)0x0F) /*!< 16 time quantum */ + +#define IS_CAN_BS1(BS1) ((BS1) <= CAN_BS1_16tq) +/** + * @} + */ + +/** @defgroup CAN_time_quantum_in_bit_segment_2 + * @{ + */ +#define CAN_BS2_1tq ((uint8_t)0x00) /*!< 1 time quantum */ +#define CAN_BS2_2tq ((uint8_t)0x01) /*!< 2 time quantum */ +#define CAN_BS2_3tq ((uint8_t)0x02) /*!< 3 time quantum */ +#define CAN_BS2_4tq ((uint8_t)0x03) /*!< 4 time quantum */ +#define CAN_BS2_5tq ((uint8_t)0x04) /*!< 5 time quantum */ +#define CAN_BS2_6tq ((uint8_t)0x05) /*!< 6 time quantum */ +#define CAN_BS2_7tq ((uint8_t)0x06) /*!< 7 time quantum */ +#define CAN_BS2_8tq ((uint8_t)0x07) /*!< 8 time quantum */ + +#define IS_CAN_BS2(BS2) ((BS2) <= CAN_BS2_8tq) +/** + * @} + */ + +/** @defgroup CAN_clock_prescaler + * @{ + */ +#define IS_CAN_PRESCALER(PRESCALER) (((PRESCALER) >= 1) && ((PRESCALER) <= 1024)) +/** + * @} + */ + +/** @defgroup CAN_filter_number + * @{ + */ +#define IS_CAN_FILTER_NUMBER(NUMBER) ((NUMBER) <= 27) +/** + * @} + */ + +/** @defgroup CAN_filter_mode + * @{ + */ +#define CAN_FilterMode_IdMask ((uint8_t)0x00) /*!< identifier/mask mode */ +#define CAN_FilterMode_IdList ((uint8_t)0x01) /*!< identifier list mode */ + +#define IS_CAN_FILTER_MODE(MODE) (((MODE) == CAN_FilterMode_IdMask) || \ + ((MODE) == CAN_FilterMode_IdList)) +/** + * @} + */ + +/** @defgroup CAN_filter_scale + * @{ + */ +#define CAN_FilterScale_16bit ((uint8_t)0x00) /*!< Two 16-bit filters */ +#define CAN_FilterScale_32bit ((uint8_t)0x01) /*!< One 32-bit filter */ + +#define IS_CAN_FILTER_SCALE(SCALE) (((SCALE) == CAN_FilterScale_16bit) || \ + ((SCALE) == CAN_FilterScale_32bit)) +/** + * @} + */ + +/** @defgroup CAN_filter_FIFO + * @{ + */ +#define CAN_Filter_FIFO0 ((uint8_t)0x00) /*!< Filter FIFO 0 assignment for filter x */ +#define CAN_Filter_FIFO1 ((uint8_t)0x01) /*!< Filter FIFO 1 assignment for filter x */ +#define IS_CAN_FILTER_FIFO(FIFO) (((FIFO) == CAN_FilterFIFO0) || \ + ((FIFO) == CAN_FilterFIFO1)) + +/* Legacy defines */ +#define CAN_FilterFIFO0 CAN_Filter_FIFO0 +#define CAN_FilterFIFO1 CAN_Filter_FIFO1 +/** + * @} + */ + +/** @defgroup CAN_Start_bank_filter_for_slave_CAN + * @{ + */ +#define IS_CAN_BANKNUMBER(BANKNUMBER) (((BANKNUMBER) >= 1) && ((BANKNUMBER) <= 27)) +/** + * @} + */ + +/** @defgroup CAN_Tx + * @{ + */ +#define IS_CAN_TRANSMITMAILBOX(TRANSMITMAILBOX) ((TRANSMITMAILBOX) <= ((uint8_t)0x02)) +#define IS_CAN_STDID(STDID) ((STDID) <= ((uint32_t)0x7FF)) +#define IS_CAN_EXTID(EXTID) ((EXTID) <= ((uint32_t)0x1FFFFFFF)) +#define IS_CAN_DLC(DLC) ((DLC) <= ((uint8_t)0x08)) +/** + * @} + */ + +/** @defgroup CAN_identifier_type + * @{ + */ +#define CAN_Id_Standard ((uint32_t)0x00000000) /*!< Standard Id */ +#define CAN_Id_Extended ((uint32_t)0x00000004) /*!< Extended Id */ +#define IS_CAN_IDTYPE(IDTYPE) (((IDTYPE) == CAN_Id_Standard) || \ + ((IDTYPE) == CAN_Id_Extended)) + +/* Legacy defines */ +#define CAN_ID_STD CAN_Id_Standard +#define CAN_ID_EXT CAN_Id_Extended +/** + * @} + */ + +/** @defgroup CAN_remote_transmission_request + * @{ + */ +#define CAN_RTR_Data ((uint32_t)0x00000000) /*!< Data frame */ +#define CAN_RTR_Remote ((uint32_t)0x00000002) /*!< Remote frame */ +#define IS_CAN_RTR(RTR) (((RTR) == CAN_RTR_Data) || ((RTR) == CAN_RTR_Remote)) + +/* Legacy defines */ +#define CAN_RTR_DATA CAN_RTR_Data +#define CAN_RTR_REMOTE CAN_RTR_Remote +/** + * @} + */ + +/** @defgroup CAN_transmit_constants + * @{ + */ +#define CAN_TxStatus_Failed ((uint8_t)0x00)/*!< CAN transmission failed */ +#define CAN_TxStatus_Ok ((uint8_t)0x01) /*!< CAN transmission succeeded */ +#define CAN_TxStatus_Pending ((uint8_t)0x02) /*!< CAN transmission pending */ +#define CAN_TxStatus_NoMailBox ((uint8_t)0x04) /*!< CAN cell did not provide + an empty mailbox */ +/* Legacy defines */ +#define CANTXFAILED CAN_TxStatus_Failed +#define CANTXOK CAN_TxStatus_Ok +#define CANTXPENDING CAN_TxStatus_Pending +#define CAN_NO_MB CAN_TxStatus_NoMailBox +/** + * @} + */ + +/** @defgroup CAN_receive_FIFO_number_constants + * @{ + */ +#define CAN_FIFO0 ((uint8_t)0x00) /*!< CAN FIFO 0 used to receive */ +#define CAN_FIFO1 ((uint8_t)0x01) /*!< CAN FIFO 1 used to receive */ + +#define IS_CAN_FIFO(FIFO) (((FIFO) == CAN_FIFO0) || ((FIFO) == CAN_FIFO1)) +/** + * @} + */ + +/** @defgroup CAN_sleep_constants + * @{ + */ +#define CAN_Sleep_Failed ((uint8_t)0x00) /*!< CAN did not enter the sleep mode */ +#define CAN_Sleep_Ok ((uint8_t)0x01) /*!< CAN entered the sleep mode */ + +/* Legacy defines */ +#define CANSLEEPFAILED CAN_Sleep_Failed +#define CANSLEEPOK CAN_Sleep_Ok +/** + * @} + */ + +/** @defgroup CAN_wake_up_constants + * @{ + */ +#define CAN_WakeUp_Failed ((uint8_t)0x00) /*!< CAN did not leave the sleep mode */ +#define CAN_WakeUp_Ok ((uint8_t)0x01) /*!< CAN leaved the sleep mode */ + +/* Legacy defines */ +#define CANWAKEUPFAILED CAN_WakeUp_Failed +#define CANWAKEUPOK CAN_WakeUp_Ok +/** + * @} + */ + +/** + * @defgroup CAN_Error_Code_constants + * @{ + */ +#define CAN_ErrorCode_NoErr ((uint8_t)0x00) /*!< No Error */ +#define CAN_ErrorCode_StuffErr ((uint8_t)0x10) /*!< Stuff Error */ +#define CAN_ErrorCode_FormErr ((uint8_t)0x20) /*!< Form Error */ +#define CAN_ErrorCode_ACKErr ((uint8_t)0x30) /*!< Acknowledgment Error */ +#define CAN_ErrorCode_BitRecessiveErr ((uint8_t)0x40) /*!< Bit Recessive Error */ +#define CAN_ErrorCode_BitDominantErr ((uint8_t)0x50) /*!< Bit Dominant Error */ +#define CAN_ErrorCode_CRCErr ((uint8_t)0x60) /*!< CRC Error */ +#define CAN_ErrorCode_SoftwareSetErr ((uint8_t)0x70) /*!< Software Set Error */ +/** + * @} + */ + +/** @defgroup CAN_flags + * @{ + */ +/* If the flag is 0x3XXXXXXX, it means that it can be used with CAN_GetFlagStatus() + and CAN_ClearFlag() functions. */ +/* If the flag is 0x1XXXXXXX, it means that it can only be used with + CAN_GetFlagStatus() function. */ + +/* Transmit Flags */ +#define CAN_FLAG_RQCP0 ((uint32_t)0x38000001) /*!< Request MailBox0 Flag */ +#define CAN_FLAG_RQCP1 ((uint32_t)0x38000100) /*!< Request MailBox1 Flag */ +#define CAN_FLAG_RQCP2 ((uint32_t)0x38010000) /*!< Request MailBox2 Flag */ + +/* Receive Flags */ +#define CAN_FLAG_FMP0 ((uint32_t)0x12000003) /*!< FIFO 0 Message Pending Flag */ +#define CAN_FLAG_FF0 ((uint32_t)0x32000008) /*!< FIFO 0 Full Flag */ +#define CAN_FLAG_FOV0 ((uint32_t)0x32000010) /*!< FIFO 0 Overrun Flag */ +#define CAN_FLAG_FMP1 ((uint32_t)0x14000003) /*!< FIFO 1 Message Pending Flag */ +#define CAN_FLAG_FF1 ((uint32_t)0x34000008) /*!< FIFO 1 Full Flag */ +#define CAN_FLAG_FOV1 ((uint32_t)0x34000010) /*!< FIFO 1 Overrun Flag */ + +/* Operating Mode Flags */ +#define CAN_FLAG_WKU ((uint32_t)0x31000008) /*!< Wake up Flag */ +#define CAN_FLAG_SLAK ((uint32_t)0x31000012) /*!< Sleep acknowledge Flag */ +/* @note When SLAK interrupt is disabled (SLKIE=0), no polling on SLAKI is possible. + In this case the SLAK bit can be polled.*/ + +/* Error Flags */ +#define CAN_FLAG_EWG ((uint32_t)0x10F00001) /*!< Error Warning Flag */ +#define CAN_FLAG_EPV ((uint32_t)0x10F00002) /*!< Error Passive Flag */ +#define CAN_FLAG_BOF ((uint32_t)0x10F00004) /*!< Bus-Off Flag */ +#define CAN_FLAG_LEC ((uint32_t)0x30F00070) /*!< Last error code Flag */ + +#define IS_CAN_GET_FLAG(FLAG) (((FLAG) == CAN_FLAG_LEC) || ((FLAG) == CAN_FLAG_BOF) || \ + ((FLAG) == CAN_FLAG_EPV) || ((FLAG) == CAN_FLAG_EWG) || \ + ((FLAG) == CAN_FLAG_WKU) || ((FLAG) == CAN_FLAG_FOV0) || \ + ((FLAG) == CAN_FLAG_FF0) || ((FLAG) == CAN_FLAG_FMP0) || \ + ((FLAG) == CAN_FLAG_FOV1) || ((FLAG) == CAN_FLAG_FF1) || \ + ((FLAG) == CAN_FLAG_FMP1) || ((FLAG) == CAN_FLAG_RQCP2) || \ + ((FLAG) == CAN_FLAG_RQCP1)|| ((FLAG) == CAN_FLAG_RQCP0) || \ + ((FLAG) == CAN_FLAG_SLAK )) + +#define IS_CAN_CLEAR_FLAG(FLAG)(((FLAG) == CAN_FLAG_LEC) || ((FLAG) == CAN_FLAG_RQCP2) || \ + ((FLAG) == CAN_FLAG_RQCP1) || ((FLAG) == CAN_FLAG_RQCP0) || \ + ((FLAG) == CAN_FLAG_FF0) || ((FLAG) == CAN_FLAG_FOV0) ||\ + ((FLAG) == CAN_FLAG_FF1) || ((FLAG) == CAN_FLAG_FOV1) || \ + ((FLAG) == CAN_FLAG_WKU) || ((FLAG) == CAN_FLAG_SLAK)) +/** + * @} + */ + + +/** @defgroup CAN_interrupts + * @{ + */ +#define CAN_IT_TME ((uint32_t)0x00000001) /*!< Transmit mailbox empty Interrupt*/ + +/* Receive Interrupts */ +#define CAN_IT_FMP0 ((uint32_t)0x00000002) /*!< FIFO 0 message pending Interrupt*/ +#define CAN_IT_FF0 ((uint32_t)0x00000004) /*!< FIFO 0 full Interrupt*/ +#define CAN_IT_FOV0 ((uint32_t)0x00000008) /*!< FIFO 0 overrun Interrupt*/ +#define CAN_IT_FMP1 ((uint32_t)0x00000010) /*!< FIFO 1 message pending Interrupt*/ +#define CAN_IT_FF1 ((uint32_t)0x00000020) /*!< FIFO 1 full Interrupt*/ +#define CAN_IT_FOV1 ((uint32_t)0x00000040) /*!< FIFO 1 overrun Interrupt*/ + +/* Operating Mode Interrupts */ +#define CAN_IT_WKU ((uint32_t)0x00010000) /*!< Wake-up Interrupt*/ +#define CAN_IT_SLK ((uint32_t)0x00020000) /*!< Sleep acknowledge Interrupt*/ + +/* Error Interrupts */ +#define CAN_IT_EWG ((uint32_t)0x00000100) /*!< Error warning Interrupt*/ +#define CAN_IT_EPV ((uint32_t)0x00000200) /*!< Error passive Interrupt*/ +#define CAN_IT_BOF ((uint32_t)0x00000400) /*!< Bus-off Interrupt*/ +#define CAN_IT_LEC ((uint32_t)0x00000800) /*!< Last error code Interrupt*/ +#define CAN_IT_ERR ((uint32_t)0x00008000) /*!< Error Interrupt*/ + +/* Flags named as Interrupts : kept only for FW compatibility */ +#define CAN_IT_RQCP0 CAN_IT_TME +#define CAN_IT_RQCP1 CAN_IT_TME +#define CAN_IT_RQCP2 CAN_IT_TME + + +#define IS_CAN_IT(IT) (((IT) == CAN_IT_TME) || ((IT) == CAN_IT_FMP0) ||\ + ((IT) == CAN_IT_FF0) || ((IT) == CAN_IT_FOV0) ||\ + ((IT) == CAN_IT_FMP1) || ((IT) == CAN_IT_FF1) ||\ + ((IT) == CAN_IT_FOV1) || ((IT) == CAN_IT_EWG) ||\ + ((IT) == CAN_IT_EPV) || ((IT) == CAN_IT_BOF) ||\ + ((IT) == CAN_IT_LEC) || ((IT) == CAN_IT_ERR) ||\ + ((IT) == CAN_IT_WKU) || ((IT) == CAN_IT_SLK)) + +#define IS_CAN_CLEAR_IT(IT) (((IT) == CAN_IT_TME) || ((IT) == CAN_IT_FF0) ||\ + ((IT) == CAN_IT_FOV0)|| ((IT) == CAN_IT_FF1) ||\ + ((IT) == CAN_IT_FOV1)|| ((IT) == CAN_IT_EWG) ||\ + ((IT) == CAN_IT_EPV) || ((IT) == CAN_IT_BOF) ||\ + ((IT) == CAN_IT_LEC) || ((IT) == CAN_IT_ERR) ||\ + ((IT) == CAN_IT_WKU) || ((IT) == CAN_IT_SLK)) +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/* Function used to set the CAN configuration to the default reset state *****/ +void CAN_DeInit(CAN_TypeDef* CANx); + +/* Initialization and Configuration functions *********************************/ +uint8_t CAN_Init(CAN_TypeDef* CANx, CAN_InitTypeDef* CAN_InitStruct); +void CAN_FilterInit(CAN_FilterInitTypeDef* CAN_FilterInitStruct); +void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct); +void CAN_SlaveStartBank(uint8_t CAN_BankNumber); +void CAN_DBGFreeze(CAN_TypeDef* CANx, FunctionalState NewState); +void CAN_TTComModeCmd(CAN_TypeDef* CANx, FunctionalState NewState); + +/* CAN Frames Transmission functions ******************************************/ +uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage); +uint8_t CAN_TransmitStatus(CAN_TypeDef* CANx, uint8_t TransmitMailbox); +void CAN_CancelTransmit(CAN_TypeDef* CANx, uint8_t Mailbox); + +/* CAN Frames Reception functions *********************************************/ +void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage); +void CAN_FIFORelease(CAN_TypeDef* CANx, uint8_t FIFONumber); +uint8_t CAN_MessagePending(CAN_TypeDef* CANx, uint8_t FIFONumber); + +/* Operation modes functions **************************************************/ +uint8_t CAN_OperatingModeRequest(CAN_TypeDef* CANx, uint8_t CAN_OperatingMode); +uint8_t CAN_Sleep(CAN_TypeDef* CANx); +uint8_t CAN_WakeUp(CAN_TypeDef* CANx); + +/* CAN Bus Error management functions *****************************************/ +uint8_t CAN_GetLastErrorCode(CAN_TypeDef* CANx); +uint8_t CAN_GetReceiveErrorCounter(CAN_TypeDef* CANx); +uint8_t CAN_GetLSBTransmitErrorCounter(CAN_TypeDef* CANx); + +/* Interrupts and flags management functions **********************************/ +void CAN_ITConfig(CAN_TypeDef* CANx, uint32_t CAN_IT, FunctionalState NewState); +FlagStatus CAN_GetFlagStatus(CAN_TypeDef* CANx, uint32_t CAN_FLAG); +void CAN_ClearFlag(CAN_TypeDef* CANx, uint32_t CAN_FLAG); +ITStatus CAN_GetITStatus(CAN_TypeDef* CANx, uint32_t CAN_IT); +void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT); + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32F0xx_CAN_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/include/stm32f0-stdperiph/stm32f0xx_cec.h b/system/include/stm32f0-stdperiph/stm32f0xx_cec.h new file mode 100644 index 0000000..f02fec0 --- /dev/null +++ b/system/include/stm32f0-stdperiph/stm32f0xx_cec.h @@ -0,0 +1,300 @@ +/** + ****************************************************************************** + * @file stm32f0xx_cec.h + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file contains all the functions prototypes for the CEC firmware + * library, applicable only for STM32F051, STM32F042 and STM32F072 devices. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F0XX_CEC_H +#define __STM32F0XX_CEC_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup CEC + * @{ + */ +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief CEC Init structure definition + */ +typedef struct +{ + uint32_t CEC_SignalFreeTime; /*!< Specifies the CEC Signal Free Time configuration. + This parameter can be a value of @ref CEC_Signal_Free_Time */ + uint32_t CEC_RxTolerance; /*!< Specifies the CEC Reception Tolerance. + This parameter can be a value of @ref CEC_RxTolerance */ + uint32_t CEC_StopReception; /*!< Specifies the CEC Stop Reception. + This parameter can be a value of @ref CEC_Stop_Reception */ + uint32_t CEC_BitRisingError; /*!< Specifies the CEC Bit Rising Error generation. + This parameter can be a value of @ref CEC_Bit_Rising_Error_Generation */ + uint32_t CEC_LongBitPeriodError; /*!< Specifies the CEC Long Bit Error generation. + This parameter can be a value of @ref CEC_Long_Bit_Error_Generation */ + uint32_t CEC_BRDNoGen; /*!< Specifies the CEC Broadcast Error generation. + This parameter can be a value of @ref CEC_BDR_No_Gen */ + uint32_t CEC_SFTOption; /*!< Specifies the CEC Signal Free Time option. + This parameter can be a value of @ref CEC_SFT_Option */ + +}CEC_InitTypeDef; + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup CEC_Exported_Constants + * @{ + */ + +/** @defgroup CEC_Signal_Free_Time + * @{ + */ +#define CEC_SignalFreeTime_Standard ((uint32_t)0x00000000) /*!< CEC Signal Free Time Standard */ +#define CEC_SignalFreeTime_1T ((uint32_t)0x00000001) /*!< CEC 1.5 nominal data bit periods */ +#define CEC_SignalFreeTime_2T ((uint32_t)0x00000002) /*!< CEC 2.5 nominal data bit periods */ +#define CEC_SignalFreeTime_3T ((uint32_t)0x00000003) /*!< CEC 3.5 nominal data bit periods */ +#define CEC_SignalFreeTime_4T ((uint32_t)0x00000004) /*!< CEC 4.5 nominal data bit periods */ +#define CEC_SignalFreeTime_5T ((uint32_t)0x00000005) /*!< CEC 5.5 nominal data bit periods */ +#define CEC_SignalFreeTime_6T ((uint32_t)0x00000006) /*!< CEC 6.5 nominal data bit periods */ +#define CEC_SignalFreeTime_7T ((uint32_t)0x00000007) /*!< CEC 7.5 nominal data bit periods */ + +#define IS_CEC_SIGNAL_FREE_TIME(TIME) (((TIME) == CEC_SignalFreeTime_Standard) || \ + ((TIME) == CEC_SignalFreeTime_1T)|| \ + ((TIME) == CEC_SignalFreeTime_2T)|| \ + ((TIME) == CEC_SignalFreeTime_3T)|| \ + ((TIME) == CEC_SignalFreeTime_4T)|| \ + ((TIME) == CEC_SignalFreeTime_5T)|| \ + ((TIME) == CEC_SignalFreeTime_6T)|| \ + ((TIME) == CEC_SignalFreeTime_7T)) +/** + * @} + */ + +/** @defgroup CEC_RxTolerance + * @{ + */ +#define CEC_RxTolerance_Standard ((uint32_t)0x00000000) /*!< Standard Tolerance Margin */ +#define CEC_RxTolerance_Extended CEC_CFGR_RXTOL /*!< Extended Tolerance Margin */ + +#define IS_CEC_RX_TOLERANCE(TOLERANCE) (((TOLERANCE) == CEC_RxTolerance_Standard) || \ + ((TOLERANCE) == CEC_RxTolerance_Extended)) +/** + * @} + */ + +/** @defgroup CEC_Stop_Reception + * @{ + */ +#define CEC_StopReception_Off ((uint32_t)0x00000000) /*!< No RX Stop on bit Rising Error (BRE) */ +#define CEC_StopReception_On CEC_CFGR_BRESTP /*!< RX Stop on bit Rising Error (BRE) */ + +#define IS_CEC_STOP_RECEPTION(RECEPTION) (((RECEPTION) == CEC_StopReception_On) || \ + ((RECEPTION) == CEC_StopReception_Off)) +/** + * @} + */ + +/** @defgroup CEC_Bit_Rising_Error_Generation + * @{ + */ +#define CEC_BitRisingError_Off ((uint32_t)0x00000000) /*!< Bit Rising Error generation turned Off */ +#define CEC_BitRisingError_On CEC_CFGR_BREGEN /*!< Bit Rising Error generation turned On */ + +#define IS_CEC_BIT_RISING_ERROR(ERROR) (((ERROR) == CEC_BitRisingError_Off) || \ + ((ERROR) == CEC_BitRisingError_On)) +/** + * @} + */ + +/** @defgroup CEC_Long_Bit_Error_Generation + * @{ + */ +#define CEC_LongBitPeriodError_Off ((uint32_t)0x00000000) /*!< Long Bit Period Error generation turned Off */ +#define CEC_LongBitPeriodError_On CEC_CFGR_LREGEN /*!< Long Bit Period Error generation turned On */ + +#define IS_CEC_LONG_BIT_PERIOD_ERROR(ERROR) (((ERROR) == CEC_LongBitPeriodError_Off) || \ + ((ERROR) == CEC_LongBitPeriodError_On)) +/** + * @} + */ + +/** @defgroup CEC_BDR_No_Gen + * @{ + */ + +#define CEC_BRDNoGen_Off ((uint32_t)0x00000000) /*!< Broadcast Bit Rising Error generation turned Off */ +#define CEC_BRDNoGen_On CEC_CFGR_BRDNOGEN /*!< Broadcast Bit Rising Error generation turned On */ + +#define IS_CEC_BDR_NO_GEN_ERROR(ERROR) (((ERROR) == CEC_BRDNoGen_Off) || \ + ((ERROR) == CEC_BRDNoGen_On)) +/** + * @} + */ + +/** @defgroup CEC_SFT_Option + * @{ + */ +#define CEC_SFTOption_Off ((uint32_t)0x00000000) /*!< SFT option turned Off */ +#define CEC_SFTOption_On CEC_CFGR_SFTOPT /*!< SFT option turned On */ + +#define IS_CEC_SFT_OPTION(OPTION) (((OPTION) == CEC_SFTOption_Off) || \ + ((OPTION) == CEC_SFTOption_On)) +/** + * @} + */ + +/** @defgroup CEC_Own_Address + * @{ + */ +#define IS_CEC_ADDRESS(ADDRESS) ((ADDRESS) < 0x10) + +/** + * @} + */ + +/** @defgroup CEC_Interrupt_Configuration_definition + * @{ + */ +#define CEC_IT_TXACKE CEC_IER_TXACKEIE +#define CEC_IT_TXERR CEC_IER_TXERRIE +#define CEC_IT_TXUDR CEC_IER_TXUDRIE +#define CEC_IT_TXEND CEC_IER_TXENDIE +#define CEC_IT_TXBR CEC_IER_TXBRIE +#define CEC_IT_ARBLST CEC_IER_ARBLSTIE +#define CEC_IT_RXACKE CEC_IER_RXACKEIE +#define CEC_IT_LBPE CEC_IER_LBPEIE +#define CEC_IT_SBPE CEC_IER_SBPEIE +#define CEC_IT_BRE CEC_IER_BREIEIE +#define CEC_IT_RXOVR CEC_IER_RXOVRIE +#define CEC_IT_RXEND CEC_IER_RXENDIE +#define CEC_IT_RXBR CEC_IER_RXBRIE + +#define IS_CEC_IT(IT) ((((IT) & (uint32_t)0xFFFFE000) == 0x00) && ((IT) != 0x00)) + +#define IS_CEC_GET_IT(IT) (((IT) == CEC_IT_TXACKE) || \ + ((IT) == CEC_IT_TXERR)|| \ + ((IT) == CEC_IT_TXUDR)|| \ + ((IT) == CEC_IT_TXEND)|| \ + ((IT) == CEC_IT_TXBR)|| \ + ((IT) == CEC_IT_ARBLST)|| \ + ((IT) == CEC_IT_RXACKE)|| \ + ((IT) == CEC_IT_LBPE)|| \ + ((IT) == CEC_IT_SBPE)|| \ + ((IT) == CEC_IT_BRE)|| \ + ((IT) == CEC_IT_RXOVR)|| \ + ((IT) == CEC_IT_RXEND)|| \ + ((IT) == CEC_IT_RXBR)) +/** + * @} + */ + +/** @defgroup CEC_ISR_register_flags_definition + * @{ + */ +#define CEC_FLAG_TXACKE CEC_ISR_TXACKE +#define CEC_FLAG_TXERR CEC_ISR_TXERR +#define CEC_FLAG_TXUDR CEC_ISR_TXUDR +#define CEC_FLAG_TXEND CEC_ISR_TXEND +#define CEC_FLAG_TXBR CEC_ISR_TXBR +#define CEC_FLAG_ARBLST CEC_ISR_ARBLST +#define CEC_FLAG_RXACKE CEC_ISR_RXACKE +#define CEC_FLAG_LBPE CEC_ISR_LBPE +#define CEC_FLAG_SBPE CEC_ISR_SBPE +#define CEC_FLAG_BRE CEC_ISR_BRE +#define CEC_FLAG_RXOVR CEC_ISR_RXOVR +#define CEC_FLAG_RXEND CEC_ISR_RXEND +#define CEC_FLAG_RXBR CEC_ISR_RXBR + +#define IS_CEC_CLEAR_FLAG(FLAG) ((((FLAG) & (uint32_t)0xFFFFE000) == 0x00) && ((FLAG) != 0x00)) + +#define IS_CEC_GET_FLAG(FLAG) (((FLAG) == CEC_FLAG_TXACKE) || \ + ((FLAG) == CEC_FLAG_TXERR)|| \ + ((FLAG) == CEC_FLAG_TXUDR)|| \ + ((FLAG) == CEC_FLAG_TXEND)|| \ + ((FLAG) == CEC_FLAG_TXBR)|| \ + ((FLAG) == CEC_FLAG_ARBLST)|| \ + ((FLAG) == CEC_FLAG_RXACKE)|| \ + ((FLAG) == CEC_FLAG_LBPE)|| \ + ((FLAG) == CEC_FLAG_SBPE)|| \ + ((FLAG) == CEC_FLAG_BRE)|| \ + ((FLAG) == CEC_FLAG_RXOVR)|| \ + ((FLAG) == CEC_FLAG_RXEND)|| \ + ((FLAG) == CEC_FLAG_RXBR)) +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ + +/* Function used to set the CEC configuration to the default reset state *****/ +void CEC_DeInit(void); + +/* CEC_Initialization and Configuration functions *****************************/ +void CEC_Init(CEC_InitTypeDef* CEC_InitStruct); +void CEC_StructInit(CEC_InitTypeDef* CEC_InitStruct); +void CEC_Cmd(FunctionalState NewState); +void CEC_ListenModeCmd(FunctionalState NewState); +void CEC_OwnAddressConfig(uint8_t CEC_OwnAddress); +void CEC_OwnAddressClear(void); + +/* CEC_Data transfers functions ***********************************************/ +void CEC_SendData(uint8_t Data); +uint8_t CEC_ReceiveData(void); +void CEC_StartOfMessage(void); +void CEC_EndOfMessage(void); + +/* CEC_Interrupts and flags management functions ******************************/ +void CEC_ITConfig(uint16_t CEC_IT, FunctionalState NewState); +FlagStatus CEC_GetFlagStatus(uint16_t CEC_FLAG); +void CEC_ClearFlag(uint32_t CEC_FLAG); +ITStatus CEC_GetITStatus(uint16_t CEC_IT); +void CEC_ClearITPendingBit(uint16_t CEC_IT); + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32F0XX_CEC_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/include/stm32f0-stdperiph/stm32f0xx_comp.h b/system/include/stm32f0-stdperiph/stm32f0xx_comp.h new file mode 100644 index 0000000..6854d55 --- /dev/null +++ b/system/include/stm32f0-stdperiph/stm32f0xx_comp.h @@ -0,0 +1,245 @@ +/** + ****************************************************************************** + * @file stm32f0xx_comp.h + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file contains all the functions prototypes for the COMP firmware + * library, applicable only for STM32F051 and STM32F072 devices. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F0XX_COMP_H +#define __STM32F0XX_COMP_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup COMP + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief COMP Init structure definition + */ + +typedef struct +{ + + uint32_t COMP_InvertingInput; /*!< Selects the inverting input of the comparator. + This parameter can be a value of @ref COMP_InvertingInput */ + + uint32_t COMP_Output; /*!< Selects the output redirection of the comparator. + This parameter can be a value of @ref COMP_Output */ + + uint32_t COMP_OutputPol; /*!< Selects the output polarity of the comparator. + This parameter can be a value of @ref COMP_OutputPolarity */ + + uint32_t COMP_Hysteresis; /*!< Selects the hysteresis voltage of the comparator. + This parameter can be a value of @ref COMP_Hysteresis */ + + uint32_t COMP_Mode; /*!< Selects the operating mode of the comparator + and allows to adjust the speed/consumption. + This parameter can be a value of @ref COMP_Mode */ + +}COMP_InitTypeDef; + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup COMP_Exported_Constants + * @{ + */ + +/** @defgroup COMP_Selection + * @{ + */ + +#define COMP_Selection_COMP1 ((uint32_t)0x00000000) /*!< COMP1 Selection */ +#define COMP_Selection_COMP2 ((uint32_t)0x00000010) /*!< COMP2 Selection */ + +#define IS_COMP_ALL_PERIPH(PERIPH) (((PERIPH) == COMP_Selection_COMP1) || \ + ((PERIPH) == COMP_Selection_COMP2)) + +/** + * @} + */ + +/** @defgroup COMP_InvertingInput + * @{ + */ + +#define COMP_InvertingInput_1_4VREFINT ((uint32_t)0x00000000) /*!< 1/4 VREFINT connected to comparator inverting input */ +#define COMP_InvertingInput_1_2VREFINT COMP_CSR_COMP1INSEL_0 /*!< 1/2 VREFINT connected to comparator inverting input */ +#define COMP_InvertingInput_3_4VREFINT COMP_CSR_COMP1INSEL_1 /*!< 3/4 VREFINT connected to comparator inverting input */ +#define COMP_InvertingInput_VREFINT ((uint32_t)0x00000030) /*!< VREFINT connected to comparator inverting input */ +#define COMP_InvertingInput_DAC1 COMP_CSR_COMP1INSEL_2 /*!< DAC1_OUT (PA4) connected to comparator inverting input */ +#define COMP_InvertingInput_DAC2 ((uint32_t)0x00000050) /*!< DAC2_OUT (PA5) connected to comparator inverting input, applicable only for STM32F072 devices */ +#define COMP_InvertingInput_IO ((uint32_t)0x00000060) /*!< I/O (PA0 for COMP1 and PA2 for COMP2) connected to comparator inverting input */ + +#define IS_COMP_INVERTING_INPUT(INPUT) (((INPUT) == COMP_InvertingInput_1_4VREFINT) || \ + ((INPUT) == COMP_InvertingInput_1_2VREFINT) || \ + ((INPUT) == COMP_InvertingInput_3_4VREFINT) || \ + ((INPUT) == COMP_InvertingInput_VREFINT) || \ + ((INPUT) == COMP_InvertingInput_DAC1) || \ + ((INPUT) == COMP_InvertingInput_DAC2) || \ + ((INPUT) == COMP_InvertingInput_1_4VREFINT) || \ + ((INPUT) == COMP_InvertingInput_IO)) +/** + * @} + */ + +/** @defgroup COMP_Output + * @{ + */ + +#define COMP_Output_None ((uint32_t)0x00000000) /*!< COMP output isn't connected to other peripherals */ +#define COMP_Output_TIM1BKIN COMP_CSR_COMP1OUTSEL_0 /*!< COMP output connected to TIM1 Break Input (BKIN) */ +#define COMP_Output_TIM1IC1 COMP_CSR_COMP1OUTSEL_1 /*!< COMP output connected to TIM1 Input Capture 1 */ +#define COMP_Output_TIM1OCREFCLR ((uint32_t)0x00000300) /*!< COMP output connected to TIM1 OCREF Clear */ +#define COMP_Output_TIM2IC4 COMP_CSR_COMP1OUTSEL_2 /*!< COMP output connected to TIM2 Input Capture 4 */ +#define COMP_Output_TIM2OCREFCLR ((uint32_t)0x00000500) /*!< COMP output connected to TIM2 OCREF Clear */ +#define COMP_Output_TIM3IC1 ((uint32_t)0x00000600) /*!< COMP output connected to TIM3 Input Capture 1 */ +#define COMP_Output_TIM3OCREFCLR COMP_CSR_COMP1OUTSEL /*!< COMP output connected to TIM3 OCREF Clear */ + + +#define IS_COMP_OUTPUT(OUTPUT) (((OUTPUT) == COMP_Output_None) || \ + ((OUTPUT) == COMP_Output_TIM1BKIN) || \ + ((OUTPUT) == COMP_Output_TIM1IC1) || \ + ((OUTPUT) == COMP_Output_TIM1OCREFCLR) || \ + ((OUTPUT) == COMP_Output_TIM2IC4) || \ + ((OUTPUT) == COMP_Output_TIM2OCREFCLR) || \ + ((OUTPUT) == COMP_Output_TIM3IC1) || \ + ((OUTPUT) == COMP_Output_TIM3OCREFCLR)) +/** + * @} + */ + +/** @defgroup COMP_OutputPolarity + * @{ + */ +#define COMP_OutputPol_NonInverted ((uint32_t)0x00000000) /*!< COMP output on GPIO isn't inverted */ +#define COMP_OutputPol_Inverted COMP_CSR_COMP1POL /*!< COMP output on GPIO is inverted */ + +#define IS_COMP_OUTPUT_POL(POL) (((POL) == COMP_OutputPol_NonInverted) || \ + ((POL) == COMP_OutputPol_Inverted)) + +/** + * @} + */ + +/** @defgroup COMP_Hysteresis + * @{ + */ +/* Please refer to the electrical characteristics in the device datasheet for + the hysteresis level */ +#define COMP_Hysteresis_No 0x00000000 /*!< No hysteresis */ +#define COMP_Hysteresis_Low COMP_CSR_COMP1HYST_0 /*!< Hysteresis level low */ +#define COMP_Hysteresis_Medium COMP_CSR_COMP1HYST_1 /*!< Hysteresis level medium */ +#define COMP_Hysteresis_High COMP_CSR_COMP1HYST /*!< Hysteresis level high */ + +#define IS_COMP_HYSTERESIS(HYSTERESIS) (((HYSTERESIS) == COMP_Hysteresis_No) || \ + ((HYSTERESIS) == COMP_Hysteresis_Low) || \ + ((HYSTERESIS) == COMP_Hysteresis_Medium) || \ + ((HYSTERESIS) == COMP_Hysteresis_High)) +/** + * @} + */ + +/** @defgroup COMP_Mode + * @{ + */ +/* Please refer to the electrical characteristics in the device datasheet for + the power consumption values */ +#define COMP_Mode_HighSpeed 0x00000000 /*!< High Speed */ +#define COMP_Mode_MediumSpeed COMP_CSR_COMP1MODE_0 /*!< Medium Speed */ +#define COMP_Mode_LowPower COMP_CSR_COMP1MODE_1 /*!< Low power mode */ +#define COMP_Mode_UltraLowPower COMP_CSR_COMP1MODE /*!< Ultra-low power mode */ + +#define IS_COMP_MODE(MODE) (((MODE) == COMP_Mode_UltraLowPower) || \ + ((MODE) == COMP_Mode_LowPower) || \ + ((MODE) == COMP_Mode_MediumSpeed) || \ + ((MODE) == COMP_Mode_HighSpeed)) +/** + * @} + */ + +/** @defgroup COMP_OutputLevel + * @{ + */ +/* When output polarity is not inverted, comparator output is high when + the non-inverting input is at a higher voltage than the inverting input */ +#define COMP_OutputLevel_High COMP_CSR_COMP1OUT +/* When output polarity is not inverted, comparator output is low when + the non-inverting input is at a lower voltage than the inverting input*/ +#define COMP_OutputLevel_Low ((uint32_t)0x00000000) + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ + +/* Function used to set the COMP configuration to the default reset state ****/ +void COMP_DeInit(void); + +/* Initialization and Configuration functions *********************************/ +void COMP_Init(uint32_t COMP_Selection, COMP_InitTypeDef* COMP_InitStruct); +void COMP_StructInit(COMP_InitTypeDef* COMP_InitStruct); +void COMP_Cmd(uint32_t COMP_Selection, FunctionalState NewState); +void COMP_SwitchCmd(FunctionalState NewState); +uint32_t COMP_GetOutputLevel(uint32_t COMP_Selection); + +/* Window mode control function ***********************************************/ +void COMP_WindowCmd(FunctionalState NewState); + +/* COMP configuration locking function ****************************************/ +void COMP_LockConfig(uint32_t COMP_Selection); + +#ifdef __cplusplus +} +#endif + +#endif /*__STM32F0XX_COMP_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/include/stm32f0-stdperiph/stm32f0xx_crc.h b/system/include/stm32f0-stdperiph/stm32f0xx_crc.h new file mode 100644 index 0000000..3b235e6 --- /dev/null +++ b/system/include/stm32f0-stdperiph/stm32f0xx_crc.h @@ -0,0 +1,122 @@ +/** + ****************************************************************************** + * @file stm32f0xx_crc.h + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file contains all the functions prototypes for the CRC firmware + * library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F0XX_CRC_H +#define __STM32F0XX_CRC_H + +#ifdef __cplusplus + extern "C" { +#endif + +/*!< Includes ----------------------------------------------------------------*/ +#include "stm32f0xx.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup CRC + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup CRC_ReverseInputData + * @{ + */ +#define CRC_ReverseInputData_No ((uint32_t)0x00000000) /*!< No reverse operation of Input Data */ +#define CRC_ReverseInputData_8bits CRC_CR_REV_IN_0 /*!< Reverse operation of Input Data on 8 bits */ +#define CRC_ReverseInputData_16bits CRC_CR_REV_IN_1 /*!< Reverse operation of Input Data on 16 bits */ +#define CRC_ReverseInputData_32bits CRC_CR_REV_IN /*!< Reverse operation of Input Data on 32 bits */ + +#define IS_CRC_REVERSE_INPUT_DATA(DATA) (((DATA) == CRC_ReverseInputData_No) || \ + ((DATA) == CRC_ReverseInputData_8bits) || \ + ((DATA) == CRC_ReverseInputData_16bits) || \ + ((DATA) == CRC_ReverseInputData_32bits)) + +/** + * @} + */ + +/** @defgroup CRC_PolynomialSize + * @brief Only applicable for STM32F042 and STM32F072 devices + * @{ + */ +#define CRC_PolSize_7 CRC_CR_POLSIZE /*!< 7-bit polynomial for CRC calculation */ +#define CRC_PolSize_8 CRC_CR_POLSIZE_1 /*!< 8-bit polynomial for CRC calculation */ +#define CRC_PolSize_16 CRC_CR_POLSIZE_0 /*!< 16-bit polynomial for CRC calculation */ +#define CRC_PolSize_32 ((uint32_t)0x00000000)/*!< 32-bit polynomial for CRC calculation */ + +#define IS_CRC_POL_SIZE(SIZE) (((SIZE) == CRC_PolSize_7) || \ + ((SIZE) == CRC_PolSize_8) || \ + ((SIZE) == CRC_PolSize_16) || \ + ((SIZE) == CRC_PolSize_32)) + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ +/* Configuration of the CRC computation unit **********************************/ +void CRC_DeInit(void); +void CRC_ResetDR(void); +void CRC_PolynomialSizeSelect(uint32_t CRC_PolSize); /*!< Only applicable for STM32F042 and STM32F072 devices */ +void CRC_ReverseInputDataSelect(uint32_t CRC_ReverseInputData); +void CRC_ReverseOutputDataCmd(FunctionalState NewState); +void CRC_SetInitRegister(uint32_t CRC_InitValue); +void CRC_SetPolynomial(uint32_t CRC_Pol); /*!< Only applicable for STM32F042 and STM32F072 devices */ + +/* CRC computation ************************************************************/ +uint32_t CRC_CalcCRC(uint32_t CRC_Data); +uint32_t CRC_CalcCRC16bits(uint16_t CRC_Data); /*!< Only applicable for STM32F042 and STM32F072 devices */ +uint32_t CRC_CalcCRC8bits(uint8_t CRC_Data); /*!< Only applicable for STM32F042 and STM32F072 devices */ +uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength); +uint32_t CRC_GetCRC(void); + +/* Independent register (IDR) access (write/read) *****************************/ +void CRC_SetIDRegister(uint8_t CRC_IDValue); +uint8_t CRC_GetIDRegister(void); + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32F0XX_CRC_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/include/stm32f0-stdperiph/stm32f0xx_crs.h b/system/include/stm32f0-stdperiph/stm32f0xx_crs.h new file mode 100644 index 0000000..d47e865 --- /dev/null +++ b/system/include/stm32f0-stdperiph/stm32f0xx_crs.h @@ -0,0 +1,183 @@ +/** + ****************************************************************************** + * @file stm32f0xx_crs.h + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file contains all the functions prototypes for the CRS firmware + * library, applicable only for STM32F042 and STM32F072 devices. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F0XX_CRS_H +#define __STM32F0XX_CRS_H + +#ifdef __cplusplus + extern "C" { +#endif + +/*!< Includes ----------------------------------------------------------------*/ +#include "stm32f0xx.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup CRS + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup CRS_Interrupt_Sources + * @{ + */ +#define CRS_IT_SYNCOK CRS_ISR_SYNCOKF /*!< SYNC event OK */ +#define CRS_IT_SYNCWARN CRS_ISR_SYNCWARNF /*!< SYNC warning */ +#define CRS_IT_ERR CRS_ISR_ERRF /*!< error */ +#define CRS_IT_ESYNC CRS_ISR_ESYNCF /*!< Expected SYNC */ +#define CRS_IT_TRIMOVF CRS_ISR_TRIMOVF /*!< Trimming overflow or underflow */ +#define CRS_IT_SYNCERR CRS_ISR_SYNCERR /*!< SYNC error */ +#define CRS_IT_SYNCMISS CRS_ISR_SYNCMISS /*!< SYNC missed*/ + +#define IS_CRS_IT(IT) (((IT) == CRS_IT_SYNCOK) || ((IT) == CRS_IT_SYNCWARN) || \ + ((IT) == CRS_IT_ERR) || ((IT) == CRS_IT_ESYNC)) + +#define IS_CRS_GET_IT(IT) (((IT) == CRS_IT_SYNCOK) || ((IT) == CRS_IT_SYNCWARN) || \ + ((IT) == CRS_IT_ERR) || ((IT) == CRS_IT_ESYNC) || \ + ((IT) == CRS_IT_TRIMOVF) || ((IT) == CRS_IT_SYNCERR) || \ + ((IT) == CRS_IT_SYNCMISS)) + +#define IS_CRS_CLEAR_IT(IT) ((IT) != 0x00) + +/** + * @} + */ + +/** @defgroup CRS_Flags + * @{ + */ +#define CRS_FLAG_SYNCOK CRS_ISR_SYNCOKF /*!< SYNC event OK */ +#define CRS_FLAG_SYNCWARN CRS_ISR_SYNCWARNF /*!< SYNC warning */ +#define CRS_FLAG_ERR CRS_ISR_ERRF /*!< error */ +#define CRS_FLAG_ESYNC CRS_ISR_ESYNCF /*!< Expected SYNC */ +#define CRS_FLAG_TRIMOVF CRS_ISR_TRIMOVF /*!< Trimming overflow or underflow */ +#define CRS_FLAG_SYNCERR CRS_ISR_SYNCERR /*!< SYNC error */ +#define CRS_FLAG_SYNCMISS CRS_ISR_SYNCMISS /*!< SYNC missed*/ + +#define IS_CRS_FLAG(FLAG) (((FLAG) == CRS_FLAG_SYNCOK) || ((FLAG) == CRS_FLAG_SYNCWARN) || \ + ((FLAG) == CRS_FLAG_ERR) || ((FLAG) == CRS_FLAG_ESYNC) || \ + ((FLAG) == CRS_FLAG_TRIMOVF) || ((FLAG) == CRS_FLAG_SYNCERR) || \ + ((FLAG) == CRS_FLAG_SYNCMISS)) + +/** + * @} + */ + +/** @defgroup CRS_Synchro_Source + * @{ + */ +#define CRS_SYNCSource_GPIO ((uint32_t)0x00) /*!< Synchro Signal soucre GPIO */ +#define CRS_SYNCSource_LSE CRS_CFGR_SYNCSRC_0 /*!< Synchro Signal source LSE */ +#define CRS_SYNCSource_USB CRS_CFGR_SYNCSRC_1 /*!< Synchro Signal source USB SOF */ + +#define IS_CRS_SYNC_SOURCE(SOURCE) (((SOURCE) == CRS_SYNCSource_GPIO) || \ + ((SOURCE) == CRS_SYNCSource_LSE) ||\ + ((SOURCE) == CRS_SYNCSource_USB)) +/** + * @} + */ + +/** @defgroup CRS_SynchroDivider + * @{ + */ +#define CRS_SYNC_Div1 ((uint32_t)0x00) /*!< Synchro Signal not divided */ +#define CRS_SYNC_Div2 CRS_CFGR_SYNCDIV_0 /*!< Synchro Signal divided by 2 */ +#define CRS_SYNC_Div4 CRS_CFGR_SYNCDIV_1 /*!< Synchro Signal divided by 4 */ +#define CRS_SYNC_Div8 (CRS_CFGR_SYNCDIV_1 | CRS_CFGR_SYNCDIV_0) /*!< Synchro Signal divided by 8 */ +#define CRS_SYNC_Div16 CRS_CFGR_SYNCDIV_2 /*!< Synchro Signal divided by 16 */ +#define CRS_SYNC_Div32 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_0) /*!< Synchro Signal divided by 32 */ +#define CRS_SYNC_Div64 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_1) /*!< Synchro Signal divided by 64 */ +#define CRS_SYNC_Div128 CRS_CFGR_SYNCDIV /*!< Synchro Signal divided by 128 */ + +#define IS_CRS_SYNC_DIV(DIV) (((DIV) == CRS_SYNC_Div1) || ((DIV) == CRS_SYNC_Div2) ||\ + ((DIV) == CRS_SYNC_Div4) || ((DIV) == CRS_SYNC_Div8) || \ + ((DIV) == CRS_SYNC_Div16) || ((DIV) == CRS_SYNC_Div32) || \ + ((DIV) == CRS_SYNC_Div64) || ((DIV) == CRS_SYNC_Div128)) +/** + * @} + */ + +/** @defgroup CRS_SynchroPolarity + * @{ + */ +#define CRS_SYNCPolarity_Rising ((uint32_t)0x00) /*!< Synchro Active on rising edge */ +#define CRS_SYNCPolarity_Falling CRS_CFGR_SYNCPOL /*!< Synchro Active on falling edge */ + +#define IS_CRS_SYNC_POLARITY(POLARITY) (((POLARITY) == CRS_SYNCPolarity_Rising) || \ + ((POLARITY) == CRS_SYNCPolarity_Falling)) +/** + * @} + */ + + + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ +/* Configuration of the CRS **********************************/ +void CRS_DeInit(void); +void CRS_AdjustHSI48CalibrationValue(uint8_t CRS_HSI48CalibrationValue); +void CRS_FrequencyErrorCounterCmd(FunctionalState NewState); +void CRS_AutomaticCalibrationCmd(FunctionalState NewState); +void CRS_SoftwareSynchronizationGenerate(void); +void CRS_FrequencyErrorCounterReload(uint32_t CRS_ReloadValue); +void CRS_FrequencyErrorLimitConfig(uint8_t CRS_ErrorLimitValue); +void CRS_SynchronizationPrescalerConfig(uint32_t CRS_Prescaler); +void CRS_SynchronizationSourceConfig(uint32_t CRS_Source); +void CRS_SynchronizationPolarityConfig(uint32_t CRS_Polarity); +uint32_t CRS_GetReloadValue(void); +uint32_t CRS_GetHSI48CalibrationValue(void); +uint32_t CRS_GetFrequencyErrorValue(void); +uint32_t CRS_GetFrequencyErrorDirection(void); + +/* Interrupts and flags management functions **********************************/ +void CRS_ITConfig(uint32_t CRS_IT, FunctionalState NewState); +FlagStatus CRS_GetFlagStatus(uint32_t CRS_FLAG); +void CRS_ClearFlag(uint32_t CRS_FLAG); +ITStatus CRS_GetITStatus(uint32_t CRS_IT); +void CRS_ClearITPendingBit(uint32_t CRS_IT); + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32F0XX_CRS_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/include/stm32f0-stdperiph/stm32f0xx_dac.h b/system/include/stm32f0-stdperiph/stm32f0xx_dac.h new file mode 100644 index 0000000..30ec216 --- /dev/null +++ b/system/include/stm32f0-stdperiph/stm32f0xx_dac.h @@ -0,0 +1,312 @@ +/** + ****************************************************************************** + * @file stm32f0xx_dac.h + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file contains all the functions prototypes for the DAC firmware + * library, applicable only for STM32F051 and STM32F072 devices. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F0XX_DAC_H +#define __STM32F0XX_DAC_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup DAC + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief DAC Init structure definition + */ + +typedef struct +{ + uint32_t DAC_Trigger; /*!< Specifies the external trigger for the selected DAC channel. + This parameter can be a value of @ref DAC_trigger_selection */ + + uint32_t DAC_WaveGeneration; /*!< Specifies whether DAC channel noise waves or triangle waves + are generated, or whether no wave is generated. + This parameter can be a value of @ref DAC_wave_generation + This parameter is only applicable for STM32F072 devices */ + + uint32_t DAC_LFSRUnmask_TriangleAmplitude; /*!< Specifies the LFSR mask for noise wave generation or + the maximum amplitude triangle generation for the DAC channel. + This parameter can be a value of @ref DAC_lfsrunmask_triangleamplitude + This parameter is only applicable for STM32F072 devices */ + + uint32_t DAC_OutputBuffer; /*!< Specifies whether the DAC channel output buffer is enabled or disabled. + This parameter can be a value of @ref DAC_output_buffer */ +}DAC_InitTypeDef; + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup DAC_Exported_Constants + * @{ + */ + +/** @defgroup DAC_Trigger + * @{ + */ + +#define DAC_Trigger_None ((uint32_t)0x00000000) /*!< Conversion is automatic once the DAC1_DHRxxxx register + has been loaded, and not by external trigger */ +#define DAC_Trigger_T6_TRGO ((uint32_t)0x00000004) /*!< TIM6 TRGO selected as external conversion trigger for DAC channel1 */ +#define DAC_Trigger_T3_TRGO ((uint32_t)0x0000000C) /*!< TIM3 TRGO selected as external conversion trigger for DAC channel1 */ +#define DAC_Trigger_T7_TRGO ((uint32_t)0x00000014) /*!< TIM7 TRGO selected as external conversion trigger for DAC channel1, + applicable only for STM32F072 devices */ +#define DAC_Trigger_T15_TRGO ((uint32_t)0x0000001C) /*!< TIM15 TRGO selected as external conversion trigger for DAC channel1 */ +#define DAC_Trigger_T2_TRGO ((uint32_t)0x00000024) /*!< TIM2 TRGO selected as external conversion trigger for DAC channel1 */ +#define DAC_Trigger_Ext_IT9 ((uint32_t)0x00000034) /*!< EXTI Line9 event selected as external conversion trigger for DAC channels */ +#define DAC_Trigger_Software ((uint32_t)0x0000003C) /*!< Conversion started by software trigger for DAC channels */ + +#define IS_DAC_TRIGGER(TRIGGER) (((TRIGGER) == DAC_Trigger_None) || \ + ((TRIGGER) == DAC_Trigger_T6_TRGO) || \ + ((TRIGGER) == DAC_Trigger_T7_TRGO) || \ + ((TRIGGER) == DAC_Trigger_T3_TRGO) || \ + ((TRIGGER) == DAC_Trigger_T15_TRGO) || \ + ((TRIGGER) == DAC_Trigger_T2_TRGO) || \ + ((TRIGGER) == DAC_Trigger_Ext_IT9) || \ + ((TRIGGER) == DAC_Trigger_Software)) + +/** + * @} + */ + +/** @defgroup DAC_wave_generation + * @brief This parameters are only applicable for STM32F072 devices. + * @{ + */ + +#define DAC_WaveGeneration_None ((uint32_t)0x00000000) +#define DAC_WaveGeneration_Noise ((uint32_t)0x00000040) +#define DAC_WaveGeneration_Triangle ((uint32_t)0x00000080) +#define IS_DAC_GENERATE_WAVE(WAVE) (((WAVE) == DAC_WaveGeneration_None) || \ + ((WAVE) == DAC_WaveGeneration_Noise) || \ + ((WAVE) == DAC_WaveGeneration_Triangle)) +/** + * @} + */ + +/** @defgroup DAC_lfsrunmask_triangleamplitude + * @brief These parameters are only applicable for STM32F072 devices. + * @{ + */ + +#define DAC_LFSRUnmask_Bit0 ((uint32_t)0x00000000) /*!< Unmask DAC channel LFSR bit0 for noise wave generation */ +#define DAC_LFSRUnmask_Bits1_0 ((uint32_t)0x00000100) /*!< Unmask DAC channel LFSR bit[1:0] for noise wave generation */ +#define DAC_LFSRUnmask_Bits2_0 ((uint32_t)0x00000200) /*!< Unmask DAC channel LFSR bit[2:0] for noise wave generation */ +#define DAC_LFSRUnmask_Bits3_0 ((uint32_t)0x00000300) /*!< Unmask DAC channel LFSR bit[3:0] for noise wave generation */ +#define DAC_LFSRUnmask_Bits4_0 ((uint32_t)0x00000400) /*!< Unmask DAC channel LFSR bit[4:0] for noise wave generation */ +#define DAC_LFSRUnmask_Bits5_0 ((uint32_t)0x00000500) /*!< Unmask DAC channel LFSR bit[5:0] for noise wave generation */ +#define DAC_LFSRUnmask_Bits6_0 ((uint32_t)0x00000600) /*!< Unmask DAC channel LFSR bit[6:0] for noise wave generation */ +#define DAC_LFSRUnmask_Bits7_0 ((uint32_t)0x00000700) /*!< Unmask DAC channel LFSR bit[7:0] for noise wave generation */ +#define DAC_LFSRUnmask_Bits8_0 ((uint32_t)0x00000800) /*!< Unmask DAC channel LFSR bit[8:0] for noise wave generation */ +#define DAC_LFSRUnmask_Bits9_0 ((uint32_t)0x00000900) /*!< Unmask DAC channel LFSR bit[9:0] for noise wave generation */ +#define DAC_LFSRUnmask_Bits10_0 ((uint32_t)0x00000A00) /*!< Unmask DAC channel LFSR bit[10:0] for noise wave generation */ +#define DAC_LFSRUnmask_Bits11_0 ((uint32_t)0x00000B00) /*!< Unmask DAC channel LFSR bit[11:0] for noise wave generation */ +#define DAC_TriangleAmplitude_1 ((uint32_t)0x00000000) /*!< Select max triangle amplitude of 1 */ +#define DAC_TriangleAmplitude_3 ((uint32_t)0x00000100) /*!< Select max triangle amplitude of 3 */ +#define DAC_TriangleAmplitude_7 ((uint32_t)0x00000200) /*!< Select max triangle amplitude of 7 */ +#define DAC_TriangleAmplitude_15 ((uint32_t)0x00000300) /*!< Select max triangle amplitude of 15 */ +#define DAC_TriangleAmplitude_31 ((uint32_t)0x00000400) /*!< Select max triangle amplitude of 31 */ +#define DAC_TriangleAmplitude_63 ((uint32_t)0x00000500) /*!< Select max triangle amplitude of 63 */ +#define DAC_TriangleAmplitude_127 ((uint32_t)0x00000600) /*!< Select max triangle amplitude of 127 */ +#define DAC_TriangleAmplitude_255 ((uint32_t)0x00000700) /*!< Select max triangle amplitude of 255 */ +#define DAC_TriangleAmplitude_511 ((uint32_t)0x00000800) /*!< Select max triangle amplitude of 511 */ +#define DAC_TriangleAmplitude_1023 ((uint32_t)0x00000900) /*!< Select max triangle amplitude of 1023 */ +#define DAC_TriangleAmplitude_2047 ((uint32_t)0x00000A00) /*!< Select max triangle amplitude of 2047 */ +#define DAC_TriangleAmplitude_4095 ((uint32_t)0x00000B00) /*!< Select max triangle amplitude of 4095 */ + +#define IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(VALUE) (((VALUE) == DAC_LFSRUnmask_Bit0) || \ + ((VALUE) == DAC_LFSRUnmask_Bits1_0) || \ + ((VALUE) == DAC_LFSRUnmask_Bits2_0) || \ + ((VALUE) == DAC_LFSRUnmask_Bits3_0) || \ + ((VALUE) == DAC_LFSRUnmask_Bits4_0) || \ + ((VALUE) == DAC_LFSRUnmask_Bits5_0) || \ + ((VALUE) == DAC_LFSRUnmask_Bits6_0) || \ + ((VALUE) == DAC_LFSRUnmask_Bits7_0) || \ + ((VALUE) == DAC_LFSRUnmask_Bits8_0) || \ + ((VALUE) == DAC_LFSRUnmask_Bits9_0) || \ + ((VALUE) == DAC_LFSRUnmask_Bits10_0) || \ + ((VALUE) == DAC_LFSRUnmask_Bits11_0) || \ + ((VALUE) == DAC_TriangleAmplitude_1) || \ + ((VALUE) == DAC_TriangleAmplitude_3) || \ + ((VALUE) == DAC_TriangleAmplitude_7) || \ + ((VALUE) == DAC_TriangleAmplitude_15) || \ + ((VALUE) == DAC_TriangleAmplitude_31) || \ + ((VALUE) == DAC_TriangleAmplitude_63) || \ + ((VALUE) == DAC_TriangleAmplitude_127) || \ + ((VALUE) == DAC_TriangleAmplitude_255) || \ + ((VALUE) == DAC_TriangleAmplitude_511) || \ + ((VALUE) == DAC_TriangleAmplitude_1023) || \ + ((VALUE) == DAC_TriangleAmplitude_2047) || \ + ((VALUE) == DAC_TriangleAmplitude_4095)) +/** + * @} + */ + +/** @defgroup DAC_OutputBuffer + * @{ + */ + +#define DAC_OutputBuffer_Enable ((uint32_t)0x00000000) +#define DAC_OutputBuffer_Disable DAC_CR_BOFF1 +#define IS_DAC_OUTPUT_BUFFER_STATE(STATE) (((STATE) == DAC_OutputBuffer_Enable) || \ + ((STATE) == DAC_OutputBuffer_Disable)) +/** + * @} + */ + +/** @defgroup DAC_Channel_selection + * @{ + */ + +#define DAC_Channel_1 ((uint32_t)0x00000000) +#define DAC_Channel_2 ((uint32_t)0x00000010) /*!< Only applicable for STM32F072 devices */ +#define IS_DAC_CHANNEL(CHANNEL) (((CHANNEL) == DAC_Channel_1) || \ + ((CHANNEL) == DAC_Channel_2)) + +/** + * @} + */ + +/** @defgroup DAC_data_alignment + * @{ + */ + +#define DAC_Align_12b_R ((uint32_t)0x00000000) +#define DAC_Align_12b_L ((uint32_t)0x00000004) +#define DAC_Align_8b_R ((uint32_t)0x00000008) +#define IS_DAC_ALIGN(ALIGN) (((ALIGN) == DAC_Align_12b_R) || \ + ((ALIGN) == DAC_Align_12b_L) || \ + ((ALIGN) == DAC_Align_8b_R)) +/** + * @} + */ + +/** @defgroup DAC_wave_generation + * @brief These parameters are only applicable for STM32F072 devices. + * @{ + */ + +#define DAC_Wave_Noise ((uint32_t)0x00000040) +#define DAC_Wave_Triangle ((uint32_t)0x00000080) +#define IS_DAC_WAVE(WAVE) (((WAVE) == DAC_Wave_Noise) || \ + ((WAVE) == DAC_Wave_Triangle)) +/** + * @} + */ + +/** @defgroup DAC_data + * @{ + */ + +#define IS_DAC_DATA(DATA) ((DATA) <= 0xFFF0) + +/** + * @} + */ + +/** @defgroup DAC_interrupts_definition + * @{ + */ + +#define DAC_IT_DMAUDR DAC_SR_DMAUDR1 +#define IS_DAC_IT(IT) (((IT) == DAC_IT_DMAUDR)) + +/** + * @} + */ + + +/** @defgroup DAC_flags_definition + * @{ + */ + +#define DAC_FLAG_DMAUDR DAC_SR_DMAUDR1 + +#define IS_DAC_FLAG(FLAG) (((FLAG) == DAC_FLAG_DMAUDR)) + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ + +/* Function used to set the DAC configuration to the default reset state *****/ +void DAC_DeInit(void); + +/* DAC channels configuration: trigger, output buffer, data format functions */ +void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct); +void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct); +void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState); +void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState); +void DAC_DualSoftwareTriggerCmd(FunctionalState NewState); /*!< Only applicable for STM32F072 devices */ +void DAC_WaveGenerationCmd(uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState); /*!< Only applicable for STM32F072 devices */ +void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data); +void DAC_SetChannel2Data(uint32_t DAC_Align, uint16_t Data); /*!< Only applicable for STM32F072 devices */ +void DAC_SetDualChannelData(uint32_t DAC_Align, uint16_t Data2, uint16_t Data1); /*!< Only applicable for STM32F072 devices */ +uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel); + +/* DMA management functions ***************************************************/ +void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState); + +/* Interrupts and flags management functions **********************************/ +void DAC_ITConfig(uint32_t DAC_Channel, uint32_t DAC_IT, FunctionalState NewState); +FlagStatus DAC_GetFlagStatus(uint32_t DAC_Channel, uint32_t DAC_FLAG); +void DAC_ClearFlag(uint32_t DAC_Channel, uint32_t DAC_FLAG); +ITStatus DAC_GetITStatus(uint32_t DAC_Channel, uint32_t DAC_IT); +void DAC_ClearITPendingBit(uint32_t DAC_Channel, uint32_t DAC_IT); + +#ifdef __cplusplus +} +#endif + +#endif /*__STM32F0XX_DAC_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/include/stm32f0-stdperiph/stm32f0xx_dbgmcu.h b/system/include/stm32f0-stdperiph/stm32f0xx_dbgmcu.h new file mode 100644 index 0000000..6efeac8 --- /dev/null +++ b/system/include/stm32f0-stdperiph/stm32f0xx_dbgmcu.h @@ -0,0 +1,107 @@ +/** + ****************************************************************************** + * @file stm32f0xx_dbgmcu.h + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file contains all the functions prototypes for the DBGMCU firmware + * library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F0XX_DBGMCU_H +#define __STM32F0XX_DBGMCU_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup DBGMCU + * @{ + */ +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + + +/** @defgroup DBGMCU_Exported_Constants + * @{ + */ + +#define DBGMCU_STOP DBGMCU_CR_DBG_STOP +#define DBGMCU_STANDBY DBGMCU_CR_DBG_STANDBY +#define IS_DBGMCU_PERIPH(PERIPH) ((((PERIPH) & 0xFFFFFFF9) == 0x00) && ((PERIPH) != 0x00)) + +#define DBGMCU_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP /*!< Not applicable for STM32F030 devices */ +#define DBGMCU_TIM3_STOP DBGMCU_APB1_FZ_DBG_TIM3_STOP +#define DBGMCU_TIM6_STOP DBGMCU_APB1_FZ_DBG_TIM6_STOP +#define DBGMCU_TIM7_STOP DBGMCU_APB1_FZ_DBG_TIM7_STOP /*!< Only applicable for STM32F072 devices */ +#define DBGMCU_TIM14_STOP DBGMCU_APB1_FZ_DBG_TIM14_STOP +#define DBGMCU_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP +#define DBGMCU_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP +#define DBGMCU_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP +#define DBGMCU_I2C1_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT +#define DBGMCU_CAN1_STOP DBGMCU_APB1_FZ_DBG_CAN1_STOP /*!< Only applicable for STM32F042 and STM32F072 devices */ +#define IS_DBGMCU_APB1PERIPH(PERIPH) ((((PERIPH) & 0xFDDFE2CC) == 0x00) && ((PERIPH) != 0x00)) + +#define DBGMCU_TIM1_STOP DBGMCU_APB2_FZ_DBG_TIM1_STOP +#define DBGMCU_TIM15_STOP DBGMCU_APB2_FZ_DBG_TIM15_STOP +#define DBGMCU_TIM16_STOP DBGMCU_APB2_FZ_DBG_TIM16_STOP +#define DBGMCU_TIM17_STOP DBGMCU_APB2_FZ_DBG_TIM17_STOP +#define IS_DBGMCU_APB2PERIPH(PERIPH) ((((PERIPH) & 0xFFF8F7FF) == 0x00) && ((PERIPH) != 0x00)) + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ + +/* Device and Revision ID management functions ********************************/ +uint32_t DBGMCU_GetREVID(void); +uint32_t DBGMCU_GetDEVID(void); + +/* Peripherals Configuration functions ****************************************/ +void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState); +void DBGMCU_APB1PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState); +void DBGMCU_APB2PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState); + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32F0XX_DBGMCU_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/include/stm32f0-stdperiph/stm32f0xx_dma.h b/system/include/stm32f0-stdperiph/stm32f0xx_dma.h new file mode 100644 index 0000000..08c93ea --- /dev/null +++ b/system/include/stm32f0-stdperiph/stm32f0xx_dma.h @@ -0,0 +1,804 @@ +/** + ****************************************************************************** + * @file stm32f0xx_dma.h + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file contains all the functions prototypes for the DMA firmware + * library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F0XX_DMA_H +#define __STM32F0XX_DMA_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup DMA + * @{ + */ +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief DMA Init structures definition + */ +typedef struct +{ + uint32_t DMA_PeripheralBaseAddr; /*!< Specifies the peripheral base address for DMAy Channelx. */ + + uint32_t DMA_MemoryBaseAddr; /*!< Specifies the memory base address for DMAy Channelx. */ + + uint32_t DMA_DIR; /*!< Specifies if the peripheral is the source or destination. + This parameter can be a value of @ref DMA_data_transfer_direction */ + + uint32_t DMA_BufferSize; /*!< Specifies the buffer size, in data unit, of the specified Channel. + The data unit is equal to the configuration set in DMA_PeripheralDataSize + or DMA_MemoryDataSize members depending in the transfer direction */ + + uint32_t DMA_PeripheralInc; /*!< Specifies whether the Peripheral address register is incremented or not. + This parameter can be a value of @ref DMA_peripheral_incremented_mode */ + + uint32_t DMA_MemoryInc; /*!< Specifies whether the memory address register is incremented or not. + This parameter can be a value of @ref DMA_memory_incremented_mode */ + + uint32_t DMA_PeripheralDataSize; /*!< Specifies the Peripheral data width. + This parameter can be a value of @ref DMA_peripheral_data_size */ + + uint32_t DMA_MemoryDataSize; /*!< Specifies the Memory data width. + This parameter can be a value of @ref DMA_memory_data_size */ + + uint32_t DMA_Mode; /*!< Specifies the operation mode of the DMAy Channelx. + This parameter can be a value of @ref DMA_circular_normal_mode + @note: The circular buffer mode cannot be used if the memory-to-memory + data transfer is configured on the selected Channel */ + + uint32_t DMA_Priority; /*!< Specifies the software priority for the DMAy Channelx. + This parameter can be a value of @ref DMA_priority_level */ + + uint32_t DMA_M2M; /*!< Specifies if the DMAy Channelx will be used in memory-to-memory transfer. + This parameter can be a value of @ref DMA_memory_to_memory */ +}DMA_InitTypeDef; + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup DMA_Exported_Constants + * @{ + */ + +#define IS_DMA_ALL_PERIPH(PERIPH) (((PERIPH) == DMA1_Channel1) || \ + ((PERIPH) == DMA1_Channel2) || \ + ((PERIPH) == DMA1_Channel3) || \ + ((PERIPH) == DMA1_Channel4) || \ + ((PERIPH) == DMA1_Channel5) || \ + ((PERIPH) == DMA1_Channel6) || \ + ((PERIPH) == DMA1_Channel7) || \ + ((PERIPH) == DMA2_Channel1) || \ + ((PERIPH) == DMA2_Channel2) || \ + ((PERIPH) == DMA2_Channel3) || \ + ((PERIPH) == DMA2_Channel4) || \ + ((PERIPH) == DMA2_Channel5)) + +/** @defgroup DMA_data_transfer_direction + * @{ + */ + +#define DMA_DIR_PeripheralSRC ((uint32_t)0x00000000) +#define DMA_DIR_PeripheralDST DMA_CCR_DIR + +#define IS_DMA_DIR(DIR) (((DIR) == DMA_DIR_PeripheralSRC) || \ + ((DIR) == DMA_DIR_PeripheralDST)) +/** + * @} + */ + +/** @defgroup DMA_peripheral_incremented_mode + * @{ + */ + +#define DMA_PeripheralInc_Disable ((uint32_t)0x00000000) +#define DMA_PeripheralInc_Enable DMA_CCR_PINC + +#define IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PeripheralInc_Disable) || \ + ((STATE) == DMA_PeripheralInc_Enable)) +/** + * @} + */ + +/** @defgroup DMA_memory_incremented_mode + * @{ + */ + +#define DMA_MemoryInc_Disable ((uint32_t)0x00000000) +#define DMA_MemoryInc_Enable DMA_CCR_MINC + +#define IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MemoryInc_Disable) || \ + ((STATE) == DMA_MemoryInc_Enable)) +/** + * @} + */ + +/** @defgroup DMA_peripheral_data_size + * @{ + */ + +#define DMA_PeripheralDataSize_Byte ((uint32_t)0x00000000) +#define DMA_PeripheralDataSize_HalfWord DMA_CCR_PSIZE_0 +#define DMA_PeripheralDataSize_Word DMA_CCR_PSIZE_1 + +#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PeripheralDataSize_Byte) || \ + ((SIZE) == DMA_PeripheralDataSize_HalfWord) || \ + ((SIZE) == DMA_PeripheralDataSize_Word)) +/** + * @} + */ + +/** @defgroup DMA_memory_data_size + * @{ + */ + +#define DMA_MemoryDataSize_Byte ((uint32_t)0x00000000) +#define DMA_MemoryDataSize_HalfWord DMA_CCR_MSIZE_0 +#define DMA_MemoryDataSize_Word DMA_CCR_MSIZE_1 + +#define IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MemoryDataSize_Byte) || \ + ((SIZE) == DMA_MemoryDataSize_HalfWord) || \ + ((SIZE) == DMA_MemoryDataSize_Word)) +/** + * @} + */ + +/** @defgroup DMA_circular_normal_mode + * @{ + */ + +#define DMA_Mode_Normal ((uint32_t)0x00000000) +#define DMA_Mode_Circular DMA_CCR_CIRC + +#define IS_DMA_MODE(MODE) (((MODE) == DMA_Mode_Normal) || ((MODE) == DMA_Mode_Circular)) +/** + * @} + */ + +/** @defgroup DMA_priority_level + * @{ + */ + +#define DMA_Priority_VeryHigh DMA_CCR_PL +#define DMA_Priority_High DMA_CCR_PL_1 +#define DMA_Priority_Medium DMA_CCR_PL_0 +#define DMA_Priority_Low ((uint32_t)0x00000000) + +#define IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_Priority_VeryHigh) || \ + ((PRIORITY) == DMA_Priority_High) || \ + ((PRIORITY) == DMA_Priority_Medium) || \ + ((PRIORITY) == DMA_Priority_Low)) +/** + * @} + */ + +/** @defgroup DMA_memory_to_memory + * @{ + */ + +#define DMA_M2M_Disable ((uint32_t)0x00000000) +#define DMA_M2M_Enable DMA_CCR_MEM2MEM + +#define IS_DMA_M2M_STATE(STATE) (((STATE) == DMA_M2M_Disable) || ((STATE) == DMA_M2M_Enable)) + +/** + * @} + */ + +/** @defgroup DMA_Remap_Config + * @{ + */ +#define DMAx_CHANNEL1_RMP 0x00000000 +#define DMAx_CHANNEL2_RMP 0x10000000 +#define DMAx_CHANNEL3_RMP 0x20000000 +#define DMAx_CHANNEL4_RMP 0x30000000 +#define DMAx_CHANNEL5_RMP 0x40000000 +#define DMAx_CHANNEL6_RMP 0x50000000 +#define DMAx_CHANNEL7_RMP 0x60000000 + + +#define IS_DMA_ALL_LIST(LIST) (((LIST) == DMA1) || \ + ((LIST) == DMA2)) + +/****************** DMA1 remap bit field definition********************/ +/* DMA1 - Channel 1 */ +#define DMA1_CH1_DEFAULT (uint32_t) (DMAx_CHANNEL1_RMP | DMA_RMPCR1_DEFAULT) /*!< Default remap position for DMA1 */ +#define DMA1_CH1_ADC (uint32_t) (DMAx_CHANNEL1_RMP | DMA_RMPCR1_CH1_ADC) /*!< Remap ADC on DMA1 Channel 1*/ +#define DMA1_CH1_TIM17_CH1 (uint32_t) (DMAx_CHANNEL1_RMP | DMA_RMPCR1_CH1_TIM17_CH1) /*!< Remap TIM17 channel 1 on DMA1 channel 1 */ +#define DMA1_CH1_TIM17_UP (uint32_t) (DMAx_CHANNEL1_RMP | DMA_RMPCR1_CH1_TIM17_UP) /*!< Remap TIM17 up on DMA1 channel 1 */ +#define DMA1_CH1_USART1_RX (uint32_t) (DMAx_CHANNEL1_RMP | DMA_RMPCR1_CH1_USART1_RX) /*!< Remap USART1 Rx on DMA1 channel 1 */ +#define DMA1_CH1_USART2_RX (uint32_t) (DMAx_CHANNEL1_RMP | DMA_RMPCR1_CH1_USART2_RX) /*!< Remap USART2 Rx on DMA1 channel 1 */ +#define DMA1_CH1_USART3_RX (uint32_t) (DMAx_CHANNEL1_RMP | DMA_RMPCR1_CH1_USART3_RX) /*!< Remap USART3 Rx on DMA1 channel 1 */ +#define DMA1_CH1_USART4_RX (uint32_t) (DMAx_CHANNEL1_RMP | DMA_RMPCR1_CH1_USART4_RX) /*!< Remap USART4 Rx on DMA1 channel 1 */ +#define DMA1_CH1_USART5_RX (uint32_t) (DMAx_CHANNEL1_RMP | DMA_RMPCR1_CH1_USART5_RX) /*!< Remap USART5 Rx on DMA1 channel 1 */ +#define DMA1_CH1_USART6_RX (uint32_t) (DMAx_CHANNEL1_RMP | DMA_RMPCR1_CH1_USART6_RX) /*!< Remap USART6 Rx on DMA1 channel 1 */ +#define DMA1_CH1_USART7_RX (uint32_t) (DMAx_CHANNEL1_RMP | DMA_RMPCR1_CH1_USART7_RX) /*!< Remap USART7 Rx on DMA1 channel 1 */ +#define DMA1_CH1_USART8_RX (uint32_t) (DMAx_CHANNEL1_RMP | DMA_RMPCR1_CH1_USART8_RX) /*!< Remap USART8 Rx on DMA1 channel 1 */ +/* DMA1 - Channel 2 */ +#define DMA1_CH2_DEFAULT (uint32_t) (DMAx_CHANNEL2_RMP | DMA_RMPCR1_DEFAULT) /*!< Default remap position for DMA1 */ +#define DMA1_CH2_ADC (uint32_t) (DMAx_CHANNEL2_RMP | DMA_RMPCR1_CH2_ADC) /*!< Remap ADC on DMA1 channel 2 */ +#define DMA1_CH2_I2C1_TX (uint32_t) (DMAx_CHANNEL2_RMP | DMA_RMPCR1_CH2_I2C1_TX) /*!< Remap I2C1 Tx on DMA1 channel 2 */ +#define DMA1_CH2_SPI1_RX (uint32_t) (DMAx_CHANNEL2_RMP | DMA_RMPCR1_CH2_SPI_1RX) /*!< Remap SPI1 Rx on DMA1 channel 2 */ +#define DMA1_CH2_TIM1_CH1 (uint32_t) (DMAx_CHANNEL2_RMP | DMA_RMPCR1_CH2_TIM1_CH1) /*!< Remap TIM1 channel 1 on DMA1 channel 2 */ +#define DMA1_CH2_TIM17_CH1 (uint32_t) (DMAx_CHANNEL2_RMP | DMA_RMPCR1_CH2_TIM17_CH1) /*!< Remap TIM17 channel 1 on DMA1 channel 2 */ +#define DMA1_CH2_TIM17_UP (uint32_t) (DMAx_CHANNEL2_RMP | DMA_RMPCR1_CH2_TIM17_UP) /*!< Remap TIM17 up on DMA1 channel 2 */ +#define DMA1_CH2_USART1_TX (uint32_t) (DMAx_CHANNEL2_RMP | DMA_RMPCR1_CH2_USART1_TX) /*!< Remap USART1 Tx on DMA1 channel 2 */ +#define DMA1_CH2_USART2_TX (uint32_t) (DMAx_CHANNEL2_RMP | DMA_RMPCR1_CH2_USART2_TX) /*!< Remap USART2 Tx on DMA1 channel 2 */ +#define DMA1_CH2_USART3_TX (uint32_t) (DMAx_CHANNEL2_RMP | DMA_RMPCR1_CH2_USART3_TX) /*!< Remap USART3 Tx on DMA1 channel 2 */ +#define DMA1_CH2_USART4_TX (uint32_t) (DMAx_CHANNEL2_RMP | DMA_RMPCR1_CH2_USART4_TX) /*!< Remap USART4 Tx on DMA1 channel 2 */ +#define DMA1_CH2_USART5_TX (uint32_t) (DMAx_CHANNEL2_RMP | DMA_RMPCR1_CH2_USART5_TX) /*!< Remap USART5 Tx on DMA1 channel 2 */ +#define DMA1_CH2_USART6_TX (uint32_t) (DMAx_CHANNEL2_RMP | DMA_RMPCR1_CH2_USART6_TX) /*!< Remap USART6 Tx on DMA1 channel 2 */ +#define DMA1_CH2_USART7_TX (uint32_t) (DMAx_CHANNEL2_RMP | DMA_RMPCR1_CH2_USART7_TX) /*!< Remap USART7 Tx on DMA1 channel 2 */ +#define DMA1_CH2_USART8_TX (uint32_t) (DMAx_CHANNEL2_RMP | DMA_RMPCR1_CH2_USART8_TX) /*!< Remap USART8 Tx on DMA1 channel 2 */ +/* DMA1 - Channel 3 */ +#define DMA1_CH3_DEFAULT (uint32_t) (DMAx_CHANNEL3_RMP | DMA_RMPCR1_DEFAULT) /*!< Default remap position for DMAx */ +#define DMA1_CH3_TIM6_UP (uint32_t) (DMAx_CHANNEL3_RMP | DMA_RMPCR1_CH3_TIM6_UP) /*!< Remap TIM6 up on DMA1 channel 3 */ +#define DMA1_CH3_DAC_CH1 (uint32_t) (DMAx_CHANNEL3_RMP | DMA_RMPCR1_CH3_DAC_CH1) /*!< Remap DAC Channel 1on DMA1 channel 3 */ +#define DMA1_CH3_I2C1_RX (uint32_t) (DMAx_CHANNEL3_RMP | DMA_RMPCR1_CH3_I2C1_RX) /*!< Remap I2C1 Rx on DMA1 channel 3 */ +#define DMA1_CH3_SPI1_TX (uint32_t) (DMAx_CHANNEL3_RMP | DMA_RMPCR1_CH3_SPI1_TX) /*!< Remap SPI1 Tx on DMA1 channel 3 */ +#define DMA1_CH3_TIM1_CH2 (uint32_t) (DMAx_CHANNEL3_RMP | DMA_RMPCR1_CH3_TIM1_CH2) /*!< Remap TIM1 channel 2 on DMA1 channel 3 */ +#define DMA1_CH3_TIM2_CH2 (uint32_t) (DMAx_CHANNEL3_RMP | DMA_RMPCR1_CH3_TIM2_CH2) /*!< Remap TIM2 channel 2 on DMA1 channel 3 */ +#define DMA1_CH3_TIM16_CH1 (uint32_t) (DMAx_CHANNEL3_RMP | DMA_RMPCR1_CH3_TIM16_CH1) /*!< Remap TIM16 channel 1 on DMA1 channel 3 */ +#define DMA1_CH3_TIM16_UP (uint32_t) (DMAx_CHANNEL3_RMP | DMA_RMPCR1_CH3_TIM16_UP) /*!< Remap TIM16 up on DMA1 channel 3 */ +#define DMA1_CH3_USART1_RX (uint32_t) (DMAx_CHANNEL3_RMP | DMA_RMPCR1_CH3_USART1_RX) /*!< Remap USART1 Rx on DMA1 channel 3 */ +#define DMA1_CH3_USART2_RX (uint32_t) (DMAx_CHANNEL3_RMP | DMA_RMPCR1_CH3_USART2_RX) /*!< Remap USART2 Rx on DMA1 channel 3 */ +#define DMA1_CH3_USART3_RX (uint32_t) (DMAx_CHANNEL3_RMP | DMA_RMPCR1_CH3_USART3_RX) /*!< Remap USART3 Rx on DMA1 channel 3 */ +#define DMA1_CH3_USART4_RX (uint32_t) (DMAx_CHANNEL3_RMP | DMA_RMPCR1_CH3_USART4_RX) /*!< Remap USART4 Rx on DMA1 channel 3 */ +#define DMA1_CH3_USART5_RX (uint32_t) (DMAx_CHANNEL3_RMP | DMA_RMPCR1_CH3_USART5_RX) /*!< Remap USART5 Rx on DMA1 channel 3 */ +#define DMA1_CH3_USART6_RX (uint32_t) (DMAx_CHANNEL3_RMP | DMA_RMPCR1_CH3_USART6_RX) /*!< Remap USART6 Rx on DMA1 channel 3 */ +#define DMA1_CH3_USART7_RX (uint32_t) (DMAx_CHANNEL3_RMP | DMA_RMPCR1_CH3_USART7_RX) /*!< Remap USART7 Rx on DMA1 channel 3 */ +#define DMA1_CH3_USART8_RX (uint32_t) (DMAx_CHANNEL3_RMP | DMA_RMPCR1_CH3_USART8_RX) /*!< Remap USART8 Rx on DMA1 channel 3 */ +/* DMA1 - Channel 4 */ +#define DMA1_CH4_DEFAULT (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR1_DEFAULT) /*!< Default remap position for DMA1 */ +#define DMA1_CH4_TIM7_UP (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR1_CH4_TIM7_UP) /*!< Remap TIM7 up on DMA1 channel 4 */ +#define DMA1_CH4_DAC_CH2 (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR1_CH4_DAC_CH2) /*!< Remap DAC Channel 2 on DMA1 channel 4 */ +#define DMA1_CH4_I2C2_TX (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR1_CH4_I2C2_TX) /*!< Remap I2C2 Tx on DMA1 channel 4 */ +#define DMA1_CH4_SPI2_RX (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR1_CH4_SPI2_RX) /*!< Remap SPI2 Rx on DMA1 channel 4 */ +#define DMA1_CH4_TIM2_CH4 (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR1_CH4_TIM2_CH4) /*!< Remap TIM2 channel 4 on DMA1 channel 4 */ +#define DMA1_CH4_TIM3_CH1 (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR1_CH4_TIM3_CH1) /*!< Remap TIM3 channel 1 on DMA1 channel 4 */ +#define DMA1_CH4_TIM3_TRIG (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR1_CH4_TIM3_TRIG) /*!< Remap TIM3 Trig on DMA1 channel 4 */ +#define DMA1_CH4_TIM16_CH1 (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR1_CH4_TIM16_CH1) /*!< Remap TIM16 channel 1 on DMA1 channel 4 */ +#define DMA1_CH4_TIM16_UP (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR1_CH4_TIM16_UP) /*!< Remap TIM16 up on DMA1 channel 4 */ +#define DMA1_CH4_USART1_TX (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR1_CH4_USART1_TX) /*!< Remap USART1 Tx on DMA1 channel 4 */ +#define DMA1_CH4_USART2_TX (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR1_CH4_USART2_TX) /*!< Remap USART2 Tx on DMA1 channel 4 */ +#define DMA1_CH4_USART3_TX (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR1_CH4_USART3_TX) /*!< Remap USART3 Tx on DMA1 channel 4 */ +#define DMA1_CH4_USART4_TX (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR1_CH4_USART4_TX) /*!< Remap USART4 Tx on DMA1 channel 4 */ +#define DMA1_CH4_USART5_TX (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR1_CH4_USART5_TX) /*!< Remap USART5 Tx on DMA1 channel 4 */ +#define DMA1_CH4_USART6_TX (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR1_CH4_USART6_TX) /*!< Remap USART6 Tx on DMA1 channel 4 */ +#define DMA1_CH4_USART7_TX (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR1_CH4_USART7_TX) /*!< Remap USART7 Tx on DMA1 channel 4 */ +#define DMA1_CH4_USART8_TX (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR1_CH4_USART8_TX) /*!< Remap USART8 Tx on DMA1 channel 4 */ +/* DMA1 - Channel 5 */ +#define DMA1_CH5_DEFAULT (uint32_t) (DMAx_CHANNEL5_RMP | DMA_RMPCR1_DEFAULT) /*!< Default remap position for DMA1 */ +#define DMA1_CH5_I2C2_RX (uint32_t) (DMAx_CHANNEL5_RMP | DMA_RMPCR1_CH5_I2C2_RX) /*!< Remap I2C2 Rx on DMA1 channel 5 */ +#define DMA1_CH5_SPI2_TX (uint32_t) (DMAx_CHANNEL5_RMP | DMA_RMPCR1_CH5_SPI2_TX) /*!< Remap SPI1 Tx on DMA1 channel 5 */ +#define DMA1_CH5_TIM1_CH3 (uint32_t) (DMAx_CHANNEL5_RMP | DMA_RMPCR1_CH5_TIM1_CH3) /*!< Remap TIM1 channel 3 on DMA1 channel 5 */ +#define DMA1_CH5_USART1_RX (uint32_t) (DMAx_CHANNEL5_RMP | DMA_RMPCR1_CH5_USART1_RX) /*!< Remap USART1 Rx on DMA1 channel 5 */ +#define DMA1_CH5_USART2_RX (uint32_t) (DMAx_CHANNEL5_RMP | DMA_RMPCR1_CH5_USART2_RX) /*!< Remap USART2 Rx on DMA1 channel 5 */ +#define DMA1_CH5_USART3_RX (uint32_t) (DMAx_CHANNEL5_RMP | DMA_RMPCR1_CH5_USART3_RX) /*!< Remap USART3 Rx on DMA1 channel 5 */ +#define DMA1_CH5_USART4_RX (uint32_t) (DMAx_CHANNEL5_RMP | DMA_RMPCR1_CH5_USART4_RX) /*!< Remap USART4 Rx on DMA1 channel 5 */ +#define DMA1_CH5_USART5_RX (uint32_t) (DMAx_CHANNEL5_RMP | DMA_RMPCR1_CH5_USART5_RX) /*!< Remap USART5 Rx on DMA1 channel 5 */ +#define DMA1_CH5_USART6_RX (uint32_t) (DMAx_CHANNEL5_RMP | DMA_RMPCR1_CH5_USART6_RX) /*!< Remap USART6 Rx on DMA1 channel 5 */ +#define DMA1_CH5_USART7_RX (uint32_t) (DMAx_CHANNEL5_RMP | DMA_RMPCR1_CH5_USART7_RX) /*!< Remap USART7 Rx on DMA1 channel 5 */ +#define DMA1_CH5_USART8_RX (uint32_t) (DMAx_CHANNEL5_RMP | DMA_RMPCR1_CH5_USART8_RX) /*!< Remap USART8 Rx on DMA1 channel 5 */ +/* DMA1 - Channel 6 */ +#define DMA1_CH6_DEFAULT (uint32_t) (DMAx_CHANNEL6_RMP | DMA_RMPCR1_DEFAULT) /*!< Default remap position for DMA1 */ +#define DMA1_CH6_I2C1_TX (uint32_t) (DMAx_CHANNEL6_RMP | DMA_RMPCR1_CH6_I2C1_TX) /*!< Remap I2C1 Tx on DMA1 channel 6 */ +#define DMA1_CH6_SPI2_RX (uint32_t) (DMAx_CHANNEL6_RMP | DMA_RMPCR1_CH6_SPI2_RX) /*!< Remap SPI2 Rx on DMA1 channel 6 */ +#define DMA1_CH6_TIM1_CH1 (uint32_t) (DMAx_CHANNEL6_RMP | DMA_RMPCR1_CH6_TIM1_CH1) /*!< Remap TIM1 channel 1 on DMA1 channel 6 */ +#define DMA1_CH6_TIM1_CH2 (uint32_t) (DMAx_CHANNEL6_RMP | DMA_RMPCR1_CH6_TIM1_CH2) /*!< Remap TIM1 channel 2 on DMA1 channel 6 */ +#define DMA1_CH6_TIM1_CH3 (uint32_t) (DMAx_CHANNEL6_RMP | DMA_RMPCR1_CH6_TIM1_CH3) /*!< Remap TIM1 channel 3 on DMA1 channel 6 */ +#define DMA1_CH6_TIM3_CH1 (uint32_t) (DMAx_CHANNEL6_RMP | DMA_RMPCR1_CH6_TIM3_CH1) /*!< Remap TIM3 channel 1 on DMA1 channel 6 */ +#define DMA1_CH6_TIM3_TRIG (uint32_t) (DMAx_CHANNEL6_RMP | DMA_RMPCR1_CH6_TIM3_TRIG) /*!< Remap TIM3 Trig on DMA1 channel 6 */ +#define DMA1_CH6_TIM16_CH1 (uint32_t) (DMAx_CHANNEL6_RMP | DMA_RMPCR1_CH6_TIM16_CH1) /*!< Remap TIM16 channel 1 on DMA1 channel 6 */ +#define DMA1_CH6_TIM16_UP (uint32_t) (DMAx_CHANNEL6_RMP | DMA_RMPCR1_CH6_TIM16_UP) /*!< Remap TIM16 up on DMA1 channel 6 */ +#define DMA1_CH6_USART1_RX (uint32_t) (DMAx_CHANNEL6_RMP | DMA_RMPCR1_CH6_USART1_RX) /*!< Remap USART1 Rx on DMA1 channel 6 */ +#define DMA1_CH6_USART2_RX (uint32_t) (DMAx_CHANNEL6_RMP | DMA_RMPCR1_CH6_USART2_RX) /*!< Remap USART2 Rx on DMA1 channel 6 */ +#define DMA1_CH6_USART3_RX (uint32_t) (DMAx_CHANNEL6_RMP | DMA_RMPCR1_CH6_USART3_RX) /*!< Remap USART3 Rx on DMA1 channel 6 */ +#define DMA1_CH6_USART4_RX (uint32_t) (DMAx_CHANNEL6_RMP | DMA_RMPCR1_CH6_USART4_RX) /*!< Remap USART4 Rx on DMA1 channel 6 */ +#define DMA1_CH6_USART5_RX (uint32_t) (DMAx_CHANNEL6_RMP | DMA_RMPCR1_CH6_USART5_RX) /*!< Remap USART5 Rx on DMA1 channel 6 */ +#define DMA1_CH6_USART6_RX (uint32_t) (DMAx_CHANNEL6_RMP | DMA_RMPCR1_CH6_USART6_RX) /*!< Remap USART6 Rx on DMA1 channel 6 */ +#define DMA1_CH6_USART7_RX (uint32_t) (DMAx_CHANNEL6_RMP | DMA_RMPCR1_CH6_USART7_RX) /*!< Remap USART7 Rx on DMA1 channel 6 */ +#define DMA1_CH6_USART8_RX (uint32_t) (DMAx_CHANNEL6_RMP | DMA_RMPCR1_CH6_USART8_RX) /*!< Remap USART8 Rx on DMA1 channel 6 */ +/* DMA1 - Channel 7 */ +#define DMA1_CH7_DEFAULT (uint32_t) (DMAx_CHANNEL7_RMP | DMA_RMPCR1_DEFAULT) /*!< Default remap position for DMA1 */ +#define DMA1_CH7_I2C1_RX (uint32_t) (DMAx_CHANNEL7_RMP | DMA_RMPCR1_CH7_I2C1_RX) /*!< Remap I2C1 Rx on DMA1 channel 7 */ +#define DMA1_CH7_SPI2_TX (uint32_t) (DMAx_CHANNEL7_RMP | DMA_RMPCR1_CH7_SPI2_TX) /*!< Remap SPI2 Tx on DMA1 channel 7 */ +#define DMA1_CH7_TIM2_CH2 (uint32_t) (DMAx_CHANNEL7_RMP | DMA_RMPCR1_CH7_TIM2_CH2) /*!< Remap TIM2 channel 2 on DMA1 channel 7 */ +#define DMA1_CH7_TIM2_CH4 (uint32_t) (DMAx_CHANNEL7_RMP | DMA_RMPCR1_CH7_TIM2_CH4) /*!< Remap TIM2 channel 4 on DMA1 channel 7 */ +#define DMA1_CH7_TIM17_CH1 (uint32_t) (DMAx_CHANNEL7_RMP | DMA_RMPCR1_CH7_TIM17_CH1) /*!< Remap TIM17 channel 1 on DMA1 channel 7 */ +#define DMA1_CH7_TIM17_UP (uint32_t) (DMAx_CHANNEL7_RMP | DMA_RMPCR1_CH7_TIM17_UP) /*!< Remap TIM17 up on DMA1 channel 7 */ +#define DMA1_CH7_USART1_TX (uint32_t) (DMAx_CHANNEL7_RMP | DMA_RMPCR1_CH7_USART1_TX) /*!< Remap USART1 Tx on DMA1 channel 7 */ +#define DMA1_CH7_USART2_TX (uint32_t) (DMAx_CHANNEL7_RMP | DMA_RMPCR1_CH7_USART2_TX) /*!< Remap USART2 Tx on DMA1 channel 7 */ +#define DMA1_CH7_USART3_TX (uint32_t) (DMAx_CHANNEL7_RMP | DMA_RMPCR1_CH7_USART3_TX) /*!< Remap USART3 Tx on DMA1 channel 7 */ +#define DMA1_CH7_USART4_TX (uint32_t) (DMAx_CHANNEL7_RMP | DMA_RMPCR1_CH7_USART4_TX) /*!< Remap USART4 Tx on DMA1 channel 7 */ +#define DMA1_CH7_USART5_TX (uint32_t) (DMAx_CHANNEL7_RMP | DMA_RMPCR1_CH7_USART5_TX) /*!< Remap USART5 Tx on DMA1 channel 7 */ +#define DMA1_CH7_USART6_TX (uint32_t) (DMAx_CHANNEL7_RMP | DMA_RMPCR1_CH7_USART6_TX) /*!< Remap USART6 Tx on DMA1 channel 7 */ +#define DMA1_CH7_USART7_TX (uint32_t) (DMAx_CHANNEL7_RMP | DMA_RMPCR1_CH7_USART7_TX) /*!< Remap USART7 Tx on DMA1 channel 7 */ +#define DMA1_CH7_USART8_TX (uint32_t) (DMAx_CHANNEL7_RMP | DMA_RMPCR1_CH7_USART8_TX) /*!< Remap USART8 Tx on DMA1 channel 7 */ + +#define IS_DMA1_REMAP(REMAP) ((REMAP == DMA1_CH1_DEFAULT) ||\ + (REMAP == DMA1_CH1_ADC) ||\ + (REMAP == DMA1_CH1_TIM17_CH1) ||\ + (REMAP == DMA1_CH1_TIM17_UP) ||\ + (REMAP == DMA1_CH1_USART1_RX) ||\ + (REMAP == DMA1_CH1_USART2_RX) ||\ + (REMAP == DMA1_CH1_USART3_RX) ||\ + (REMAP == DMA1_CH1_USART4_RX) ||\ + (REMAP == DMA1_CH1_USART5_RX) ||\ + (REMAP == DMA1_CH1_USART6_RX) ||\ + (REMAP == DMA1_CH1_USART7_RX) ||\ + (REMAP == DMA1_CH1_USART8_RX) ||\ + (REMAP == DMA1_CH2_DEFAULT) ||\ + (REMAP == DMA1_CH2_ADC) ||\ + (REMAP == DMA1_CH2_I2C1_TX) ||\ + (REMAP == DMA1_CH2_SPI1_RX) ||\ + (REMAP == DMA1_CH2_TIM1_CH1) ||\ + (REMAP == DMA1_CH2_I2C1_TX) ||\ + (REMAP == DMA1_CH2_TIM17_CH1) ||\ + (REMAP == DMA1_CH2_TIM17_UP) ||\ + (REMAP == DMA1_CH2_USART1_TX) ||\ + (REMAP == DMA1_CH2_USART2_TX) ||\ + (REMAP == DMA1_CH2_USART3_TX) ||\ + (REMAP == DMA1_CH2_USART4_TX) ||\ + (REMAP == DMA1_CH2_USART5_TX) ||\ + (REMAP == DMA1_CH2_USART6_TX) ||\ + (REMAP == DMA1_CH2_USART7_TX) ||\ + (REMAP == DMA1_CH2_USART8_TX) ||\ + (REMAP == DMA1_CH3_DEFAULT) ||\ + (REMAP == DMA1_CH3_TIM6_UP) ||\ + (REMAP == DMA1_CH3_DAC_CH1) ||\ + (REMAP == DMA1_CH3_I2C1_RX) ||\ + (REMAP == DMA1_CH3_SPI1_TX) ||\ + (REMAP == DMA1_CH3_TIM1_CH2) ||\ + (REMAP == DMA1_CH3_TIM2_CH2) ||\ + (REMAP == DMA1_CH3_TIM16_CH1) ||\ + (REMAP == DMA1_CH3_TIM16_UP) ||\ + (REMAP == DMA1_CH3_USART1_RX) ||\ + (REMAP == DMA1_CH3_USART2_RX) ||\ + (REMAP == DMA1_CH3_USART3_RX) ||\ + (REMAP == DMA1_CH3_USART4_RX) ||\ + (REMAP == DMA1_CH3_USART5_RX) ||\ + (REMAP == DMA1_CH3_USART6_RX) ||\ + (REMAP == DMA1_CH3_USART7_RX) ||\ + (REMAP == DMA1_CH3_USART8_RX) ||\ + (REMAP == DMA1_CH4_DEFAULT) ||\ + (REMAP == DMA1_CH4_TIM7_UP) ||\ + (REMAP == DMA1_CH4_DAC_CH2) ||\ + (REMAP == DMA1_CH4_I2C2_TX) ||\ + (REMAP == DMA1_CH4_SPI2_RX) ||\ + (REMAP == DMA1_CH4_TIM2_CH4) ||\ + (REMAP == DMA1_CH4_TIM3_CH1) ||\ + (REMAP == DMA1_CH4_TIM3_TRIG) ||\ + (REMAP == DMA1_CH4_TIM16_CH1) ||\ + (REMAP == DMA1_CH4_TIM16_UP) ||\ + (REMAP == DMA1_CH4_USART1_TX) ||\ + (REMAP == DMA1_CH4_USART2_TX) ||\ + (REMAP == DMA1_CH4_USART3_TX) ||\ + (REMAP == DMA1_CH4_USART4_TX) ||\ + (REMAP == DMA1_CH4_USART5_TX) ||\ + (REMAP == DMA1_CH4_USART6_TX) ||\ + (REMAP == DMA1_CH4_USART7_TX) ||\ + (REMAP == DMA1_CH4_USART8_TX) ||\ + (REMAP == DMA1_CH5_DEFAULT) ||\ + (REMAP == DMA1_CH5_I2C2_RX) ||\ + (REMAP == DMA1_CH5_SPI2_TX) ||\ + (REMAP == DMA1_CH5_TIM1_CH3) ||\ + (REMAP == DMA1_CH5_USART1_RX) ||\ + (REMAP == DMA1_CH5_USART2_RX) ||\ + (REMAP == DMA1_CH5_USART3_RX) ||\ + (REMAP == DMA1_CH5_USART4_RX) ||\ + (REMAP == DMA1_CH5_USART5_RX) ||\ + (REMAP == DMA1_CH5_USART6_RX) ||\ + (REMAP == DMA1_CH5_USART7_RX) ||\ + (REMAP == DMA1_CH5_USART8_RX) ||\ + (REMAP == DMA1_CH6_DEFAULT) ||\ + (REMAP == DMA1_CH6_I2C1_TX) ||\ + (REMAP == DMA1_CH6_SPI2_RX) ||\ + (REMAP == DMA1_CH6_TIM1_CH1) ||\ + (REMAP == DMA1_CH6_TIM1_CH2) ||\ + (REMAP == DMA1_CH6_TIM1_CH3) ||\ + (REMAP == DMA1_CH6_TIM3_CH1) ||\ + (REMAP == DMA1_CH6_TIM3_TRIG) ||\ + (REMAP == DMA1_CH6_TIM16_CH1) ||\ + (REMAP == DMA1_CH6_TIM16_UP) ||\ + (REMAP == DMA1_CH6_USART1_RX) ||\ + (REMAP == DMA1_CH6_USART2_RX) ||\ + (REMAP == DMA1_CH6_USART3_RX) ||\ + (REMAP == DMA1_CH6_USART4_RX) ||\ + (REMAP == DMA1_CH6_USART5_RX) ||\ + (REMAP == DMA1_CH6_USART6_RX) ||\ + (REMAP == DMA1_CH6_USART7_RX) ||\ + (REMAP == DMA1_CH6_USART8_RX) ||\ + (REMAP == DMA1_CH7_DEFAULT) ||\ + (REMAP == DMA1_CH7_I2C1_RX) ||\ + (REMAP == DMA1_CH7_SPI2_TX) ||\ + (REMAP == DMA1_CH7_TIM2_CH2) ||\ + (REMAP == DMA1_CH7_TIM2_CH4) ||\ + (REMAP == DMA1_CH7_TIM17_CH1) ||\ + (REMAP == DMA1_CH7_TIM17_UP) ||\ + (REMAP == DMA1_CH7_USART1_TX) ||\ + (REMAP == DMA1_CH7_USART2_TX) ||\ + (REMAP == DMA1_CH7_USART3_TX) ||\ + (REMAP == DMA1_CH7_USART4_TX) ||\ + (REMAP == DMA1_CH7_USART5_TX) ||\ + (REMAP == DMA1_CH7_USART6_TX) ||\ + (REMAP == DMA1_CH7_USART7_TX) ||\ + (REMAP == DMA1_CH7_USART8_TX)) + +/****************** DMA2 remap bit field definition********************/ +/* DMA2 - Channel 1 */ +#define DMA2_CH1_DEFAULT (uint32_t) (DMAx_CHANNEL1_RMP | DMA_RMPCR2_DEFAULT) /*!< Default remap position for DMA2 */ +#define DMA2_CH1_I2C2_TX (uint32_t) (DMAx_CHANNEL1_RMP | DMA_RMPCR2_CH1_I2C2_TX) /*!< Remap I2C2 TX on DMA2 channel 1 */ +#define DMA2_CH1_USART1_TX (uint32_t) (DMAx_CHANNEL1_RMP | DMA_RMPCR2_CH1_USART1_TX) /*!< Remap USART1 Tx on DMA2 channel 1 */ +#define DMA2_CH1_USART2_TX (uint32_t) (DMAx_CHANNEL1_RMP | DMA_RMPCR2_CH1_USART2_TX) /*!< Remap USART2 Tx on DMA2 channel 1 */ +#define DMA2_CH1_USART3_TX (uint32_t) (DMAx_CHANNEL1_RMP | DMA_RMPCR2_CH1_USART3_TX) /*!< Remap USART3 Tx on DMA2 channel 1 */ +#define DMA2_CH1_USART4_TX (uint32_t) (DMAx_CHANNEL1_RMP | DMA_RMPCR2_CH1_USART4_TX) /*!< Remap USART4 Tx on DMA2 channel 1 */ +#define DMA2_CH1_USART5_TX (uint32_t) (DMAx_CHANNEL1_RMP | DMA_RMPCR2_CH1_USART5_TX) /*!< Remap USART5 Tx on DMA2 channel 1 */ +#define DMA2_CH1_USART6_TX (uint32_t) (DMAx_CHANNEL1_RMP | DMA_RMPCR2_CH1_USART6_TX) /*!< Remap USART6 Tx on DMA2 channel 1 */ +#define DMA2_CH1_USART7_TX (uint32_t) (DMAx_CHANNEL1_RMP | DMA_RMPCR2_CH1_USART7_TX) /*!< Remap USART7 Tx on DMA2 channel 1 */ +#define DMA2_CH1_USART8_TX (uint32_t) (DMAx_CHANNEL1_RMP | DMA_RMPCR2_CH1_USART8_TX) /*!< Remap USART8 Tx on DMA2 channel 1 */ +/* DMA2 - Channel 2 */ +#define DMA2_CH2_DEFAULT (uint32_t) (DMAx_CHANNEL2_RMP | DMA_RMPCR2_DEFAULT) /*!< Default remap position for DMA2 */ +#define DMA2_CH2_I2C2_RX (uint32_t) (DMAx_CHANNEL2_RMP | DMA_RMPCR2_CH2_I2C2_RX) /*!< Remap I2C2 Rx on DMA2 channel 2 */ +#define DMA2_CH2_USART1_RX (uint32_t) (DMAx_CHANNEL2_RMP | DMA_RMPCR2_CH2_USART1_RX) /*!< Remap USART1 Rx on DMA2 channel 2 */ +#define DMA2_CH2_USART2_RX (uint32_t) (DMAx_CHANNEL2_RMP | DMA_RMPCR2_CH2_USART2_RX) /*!< Remap USART2 Rx on DMA2 channel 2 */ +#define DMA2_CH2_USART3_RX (uint32_t) (DMAx_CHANNEL2_RMP | DMA_RMPCR2_CH2_USART3_RX) /*!< Remap USART3 Rx on DMA2 channel 2 */ +#define DMA2_CH2_USART4_RX (uint32_t) (DMAx_CHANNEL2_RMP | DMA_RMPCR2_CH2_USART4_RX) /*!< Remap USART4 Rx on DMA2 channel 2 */ +#define DMA2_CH2_USART5_RX (uint32_t) (DMAx_CHANNEL2_RMP | DMA_RMPCR2_CH2_USART5_RX) /*!< Remap USART5 Rx on DMA2 channel 2 */ +#define DMA2_CH2_USART6_RX (uint32_t) (DMAx_CHANNEL2_RMP | DMA_RMPCR2_CH2_USART6_RX) /*!< Remap USART6 Rx on DMA2 channel 2 */ +#define DMA2_CH2_USART7_RX (uint32_t) (DMAx_CHANNEL2_RMP | DMA_RMPCR2_CH2_USART7_RX) /*!< Remap USART7 Rx on DMA2 channel 2 */ +#define DMA2_CH2_USART8_RX (uint32_t) (DMAx_CHANNEL2_RMP | DMA_RMPCR2_CH2_USART8_RX) /*!< Remap USART8 Rx on DMA2 channel 2 */ +/* DMA2 - Channel 3 */ +#define DMA2_CH3_DEFAULT (uint32_t) (DMAx_CHANNEL3_RMP | DMA_RMPCR2_DEFAULT) /*!< Default remap position for DMA2 */ +#define DMA2_CH3_TIM6_UP (uint32_t) (DMAx_CHANNEL3_RMP | DMA_RMPCR2_CH3_TIM6_UP) /*!< Remap TIM6 up on DMA2 channel 3 */ +#define DMA2_CH3_DAC_CH1 (uint32_t) (DMAx_CHANNEL3_RMP | DMA_RMPCR2_CH3_DAC_CH1) /*!< Remap DAC channel 1 on DMA2 channel 3 */ +#define DMA2_CH3_SPI1_RX (uint32_t) (DMAx_CHANNEL3_RMP | DMA_RMPCR2_CH3_SPI1_RX) /*!< Remap SPI1 Rx on DMA2 channel 3 */ +#define DMA2_CH3_USART1_RX (uint32_t) (DMAx_CHANNEL3_RMP | DMA_RMPCR2_CH3_USART1_RX) /*!< Remap USART1 Rx on DMA2 channel 3 */ +#define DMA2_CH3_USART2_RX (uint32_t) (DMAx_CHANNEL3_RMP | DMA_RMPCR2_CH3_USART2_RX) /*!< Remap USART2 Rx on DMA2 channel 3 */ +#define DMA2_CH3_USART3_RX (uint32_t) (DMAx_CHANNEL3_RMP | DMA_RMPCR2_CH3_USART3_RX) /*!< Remap USART3 Rx on DMA2 channel 3 */ +#define DMA2_CH3_USART4_RX (uint32_t) (DMAx_CHANNEL3_RMP | DMA_RMPCR2_CH3_USART4_RX) /*!< Remap USART4 Rx on DMA2 channel 3 */ +#define DMA2_CH3_USART5_RX (uint32_t) (DMAx_CHANNEL3_RMP | DMA_RMPCR2_CH3_USART5_RX) /*!< Remap USART5 Rx on DMA2 channel 3 */ +#define DMA2_CH3_USART6_RX (uint32_t) (DMAx_CHANNEL3_RMP | DMA_RMPCR2_CH3_USART6_RX) /*!< Remap USART6 Rx on DMA2 channel 3 */ +#define DMA2_CH3_USART7_RX (uint32_t) (DMAx_CHANNEL3_RMP | DMA_RMPCR2_CH3_USART7_RX) /*!< Remap USART7 Rx on DMA2 channel 3 */ +#define DMA2_CH3_USART8_RX (uint32_t) (DMAx_CHANNEL3_RMP | DMA_RMPCR2_CH3_USART8_RX) /*!< Remap USART8 Rx on DMA2 channel 3 */ +/* DMA2 - Channel 4 */ +#define DMA2_CH4_DEFAULT (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR2_DEFAULT) /*!< Default remap position for DMA2 */ +#define DMA2_CH4_TIM7_UP (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR2_CH4_TIM7_UP) /*!< Remap TIM7 up on DMA2 channel 4 */ +#define DMA2_CH4_DAC_CH2 (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR2_CH4_DAC_CH2) /*!< Remap DAC channel 2 on DMA2 channel 4 */ +#define DMA2_CH4_SPI1_TX (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR2_CH4_SPI1_TX) /*!< Remap SPI1 Tx on DMA2 channel 4 */ +#define DMA2_CH4_USART1_TX (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR2_CH4_USART1_TX) /*!< Remap USART1 Tx on DMA2 channel 4 */ +#define DMA2_CH4_USART2_TX (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR2_CH4_USART2_TX) /*!< Remap USART2 Tx on DMA2 channel 4 */ +#define DMA2_CH4_USART3_TX (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR2_CH4_USART3_TX) /*!< Remap USART3 Tx on DMA2 channel 4 */ +#define DMA2_CH4_USART4_TX (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR2_CH4_USART4_TX) /*!< Remap USART4 Tx on DMA2 channel 4 */ +#define DMA2_CH4_USART5_TX (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR2_CH4_USART5_TX) /*!< Remap USART5 Tx on DMA2 channel 4 */ +#define DMA2_CH4_USART6_TX (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR2_CH4_USART6_TX) /*!< Remap USART6 Tx on DMA2 channel 4 */ +#define DMA2_CH4_USART7_TX (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR2_CH4_USART7_TX) /*!< Remap USART7 Tx on DMA2 channel 4 */ +#define DMA2_CH4_USART8_TX (uint32_t) (DMAx_CHANNEL4_RMP | DMA_RMPCR2_CH4_USART8_TX) /*!< Remap USART8 Tx on DMA2 channel 4 */ +/* DMA2 - Channel 5 */ +#define DMA2_CH5_DEFAULT (uint32_t) (DMAx_CHANNEL5_RMP | DMA_RMPCR2_DEFAULT) /*!< Default remap position for DMA2 */ +#define DMA2_CH5_ADC (uint32_t) (DMAx_CHANNEL5_RMP | DMA_RMPCR2_CH5_ADC) /*!< Remap ADC on DMA2 channel 5 */ +#define DMA2_CH5_USART1_TX (uint32_t) (DMAx_CHANNEL5_RMP | DMA_RMPCR2_CH5_USART1_TX) /*!< Remap USART1 Tx on DMA2 channel 5 */ +#define DMA2_CH5_USART2_TX (uint32_t) (DMAx_CHANNEL5_RMP | DMA_RMPCR2_CH5_USART2_TX) /*!< Remap USART2 Tx on DMA2 channel 5 */ +#define DMA2_CH5_USART3_TX (uint32_t) (DMAx_CHANNEL5_RMP | DMA_RMPCR2_CH5_USART3_TX) /*!< Remap USART3 Tx on DMA2 channel 5 */ +#define DMA2_CH5_USART4_TX (uint32_t) (DMAx_CHANNEL5_RMP | DMA_RMPCR2_CH5_USART4_TX) /*!< Remap USART4 Tx on DMA2 channel 5 */ +#define DMA2_CH5_USART5_TX (uint32_t) (DMAx_CHANNEL5_RMP | DMA_RMPCR2_CH5_USART5_TX) /*!< Remap USART5 Tx on DMA2 channel 5 */ +#define DMA2_CH5_USART6_TX (uint32_t) (DMAx_CHANNEL5_RMP | DMA_RMPCR2_CH5_USART6_TX) /*!< Remap USART6 Tx on DMA2 channel 5 */ +#define DMA2_CH5_USART7_TX (uint32_t) (DMAx_CHANNEL5_RMP | DMA_RMPCR2_CH5_USART7_TX) /*!< Remap USART7 Tx on DMA2 channel 5 */ +#define DMA2_CH5_USART8_TX (uint32_t) (DMAx_CHANNEL5_RMP | DMA_RMPCR2_CH5_USART8_TX) /*!< Remap USART8 Tx on DMA2 channel 5 */ + +#define IS_DMA2_REMAP(REMAP) ((REMAP == DMA2_CH1_DEFAULT) ||\ + (REMAP == DMA2_CH1_I2C2_TX) ||\ + (REMAP == DMA2_CH1_USART1_TX) ||\ + (REMAP == DMA2_CH1_USART2_TX) ||\ + (REMAP == DMA2_CH1_USART3_TX) ||\ + (REMAP == DMA2_CH1_USART4_TX) ||\ + (REMAP == DMA2_CH1_USART5_TX) ||\ + (REMAP == DMA2_CH1_USART6_TX) ||\ + (REMAP == DMA2_CH1_USART7_TX) ||\ + (REMAP == DMA2_CH1_USART8_TX) ||\ + (REMAP == DMA2_CH2_DEFAULT) ||\ + (REMAP == DMA2_CH2_I2C2_RX) ||\ + (REMAP == DMA2_CH2_USART1_RX) ||\ + (REMAP == DMA2_CH2_USART2_RX) ||\ + (REMAP == DMA2_CH2_USART3_RX) ||\ + (REMAP == DMA2_CH2_USART4_RX) ||\ + (REMAP == DMA2_CH2_USART5_RX) ||\ + (REMAP == DMA2_CH2_USART6_RX) ||\ + (REMAP == DMA2_CH2_USART7_RX) ||\ + (REMAP == DMA2_CH2_USART8_RX) ||\ + (REMAP == DMA2_CH3_DEFAULT) ||\ + (REMAP == DMA2_CH3_TIM6_UP) ||\ + (REMAP == DMA2_CH3_DAC_CH1) ||\ + (REMAP == DMA2_CH3_SPI1_RX) ||\ + (REMAP == DMA2_CH3_USART1_RX) ||\ + (REMAP == DMA2_CH3_USART2_RX) ||\ + (REMAP == DMA2_CH3_USART3_RX) ||\ + (REMAP == DMA2_CH3_USART4_RX) ||\ + (REMAP == DMA2_CH3_USART5_RX) ||\ + (REMAP == DMA2_CH3_USART6_RX) ||\ + (REMAP == DMA2_CH3_USART7_RX) ||\ + (REMAP == DMA2_CH3_USART8_RX) ||\ + (REMAP == DMA2_CH4_DEFAULT) ||\ + (REMAP == DMA2_CH4_TIM7_UP) ||\ + (REMAP == DMA2_CH4_DAC_CH2) ||\ + (REMAP == DMA2_CH4_SPI1_TX) ||\ + (REMAP == DMA2_CH4_USART1_TX) ||\ + (REMAP == DMA2_CH4_USART2_TX) ||\ + (REMAP == DMA2_CH4_USART3_TX) ||\ + (REMAP == DMA2_CH4_USART4_TX) ||\ + (REMAP == DMA2_CH4_USART5_TX) ||\ + (REMAP == DMA2_CH4_USART6_TX) ||\ + (REMAP == DMA2_CH4_USART7_TX) ||\ + (REMAP == DMA2_CH4_USART8_TX) ||\ + (REMAP == DMA2_CH5_DEFAULT) ||\ + (REMAP == DMA2_CH5_ADC) ||\ + (REMAP == DMA2_CH5_USART1_TX) ||\ + (REMAP == DMA2_CH5_USART2_TX) ||\ + (REMAP == DMA2_CH5_USART3_TX) ||\ + (REMAP == DMA2_CH5_USART4_TX) ||\ + (REMAP == DMA2_CH5_USART5_TX) ||\ + (REMAP == DMA2_CH5_USART6_TX) ||\ + (REMAP == DMA2_CH5_USART7_TX) ||\ + (REMAP == DMA2_CH5_USART8_TX )) + +/** + * @} + */ + +/** @defgroup DMA_interrupts_definition + * @{ + */ + +#define DMA_IT_TC DMA_CCR_TCIE +#define DMA_IT_HT DMA_CCR_HTIE +#define DMA_IT_TE DMA_CCR_TEIE + +#define IS_DMA_CONFIG_IT(IT) ((((IT) & 0xFFFFFFF1) == 0x00) && ((IT) != 0x00)) + +#define DMA1_IT_GL1 DMA_ISR_GIF1 +#define DMA1_IT_TC1 DMA_ISR_TCIF1 +#define DMA1_IT_HT1 DMA_ISR_HTIF1 +#define DMA1_IT_TE1 DMA_ISR_TEIF1 +#define DMA1_IT_GL2 DMA_ISR_GIF2 +#define DMA1_IT_TC2 DMA_ISR_TCIF2 +#define DMA1_IT_HT2 DMA_ISR_HTIF2 +#define DMA1_IT_TE2 DMA_ISR_TEIF2 +#define DMA1_IT_GL3 DMA_ISR_GIF3 +#define DMA1_IT_TC3 DMA_ISR_TCIF3 +#define DMA1_IT_HT3 DMA_ISR_HTIF3 +#define DMA1_IT_TE3 DMA_ISR_TEIF3 +#define DMA1_IT_GL4 DMA_ISR_GIF4 +#define DMA1_IT_TC4 DMA_ISR_TCIF4 +#define DMA1_IT_HT4 DMA_ISR_HTIF4 +#define DMA1_IT_TE4 DMA_ISR_TEIF4 +#define DMA1_IT_GL5 DMA_ISR_GIF5 +#define DMA1_IT_TC5 DMA_ISR_TCIF5 +#define DMA1_IT_HT5 DMA_ISR_HTIF5 +#define DMA1_IT_TE5 DMA_ISR_TEIF5 +#define DMA1_IT_GL6 DMA_ISR_GIF6 /*!< Only applicable for STM32F072 and STM32F091 devices */ +#define DMA1_IT_TC6 DMA_ISR_TCIF6 /*!< Only applicable for STM32F072 and STM32F091 devices */ +#define DMA1_IT_HT6 DMA_ISR_HTIF6 /*!< Only applicable for STM32F072 and STM32F091 devices */ +#define DMA1_IT_TE6 DMA_ISR_TEIF6 /*!< Only applicable for STM32F072 and STM32F091 devices */ +#define DMA1_IT_GL7 DMA_ISR_GIF7 /*!< Only applicable for STM32F072 and STM32F091 devices */ +#define DMA1_IT_TC7 DMA_ISR_TCIF7 /*!< Only applicable for STM32F072 and STM32F091 devices */ +#define DMA1_IT_HT7 DMA_ISR_HTIF7 /*!< Only applicable for STM32F072 and STM32F091 devices */ +#define DMA1_IT_TE7 DMA_ISR_TEIF7 /*!< Only applicable for STM32F072 and STM32F091 devices */ + +#define DMA2_IT_GL1 ((uint32_t)0x10000001) /*!< Only applicable for STM32F091 devices */ +#define DMA2_IT_TC1 ((uint32_t)0x10000002) /*!< Only applicable for STM32F091 devices */ +#define DMA2_IT_HT1 ((uint32_t)0x10000004) /*!< Only applicable for STM32F091 devices */ +#define DMA2_IT_TE1 ((uint32_t)0x10000008) /*!< Only applicable for STM32F091 devices */ +#define DMA2_IT_GL2 ((uint32_t)0x10000010) /*!< Only applicable for STM32F091 devices */ +#define DMA2_IT_TC2 ((uint32_t)0x10000020) /*!< Only applicable for STM32F091 devices */ +#define DMA2_IT_HT2 ((uint32_t)0x10000040) /*!< Only applicable for STM32F091 devices */ +#define DMA2_IT_TE2 ((uint32_t)0x10000080) /*!< Only applicable for STM32F091 devices */ +#define DMA2_IT_GL3 ((uint32_t)0x10000100) /*!< Only applicable for STM32F091 devices */ +#define DMA2_IT_TC3 ((uint32_t)0x10000200) /*!< Only applicable for STM32F091 devices */ +#define DMA2_IT_HT3 ((uint32_t)0x10000400) /*!< Only applicable for STM32F091 devices */ +#define DMA2_IT_TE3 ((uint32_t)0x10000800) /*!< Only applicable for STM32F091 devices */ +#define DMA2_IT_GL4 ((uint32_t)0x10001000) /*!< Only applicable for STM32F091 devices */ +#define DMA2_IT_TC4 ((uint32_t)0x10002000) /*!< Only applicable for STM32F091 devices */ +#define DMA2_IT_HT4 ((uint32_t)0x10004000) /*!< Only applicable for STM32F091 devices */ +#define DMA2_IT_TE4 ((uint32_t)0x10008000) /*!< Only applicable for STM32F091 devices */ +#define DMA2_IT_GL5 ((uint32_t)0x10010000) /*!< Only applicable for STM32F091 devices */ +#define DMA2_IT_TC5 ((uint32_t)0x10020000) /*!< Only applicable for STM32F091 devices */ +#define DMA2_IT_HT5 ((uint32_t)0x10040000) /*!< Only applicable for STM32F091 devices */ +#define DMA2_IT_TE5 ((uint32_t)0x10080000) /*!< Only applicable for STM32F091 devices */ + +#define IS_DMA_CLEAR_IT(IT) (((((IT) & 0xF0000000) == 0x00) || (((IT) & 0xEFF00000) == 0x00)) && ((IT) != 0x00)) + +#define IS_DMA_GET_IT(IT) (((IT) == DMA1_IT_GL1) || ((IT) == DMA1_IT_TC1) || \ + ((IT) == DMA1_IT_HT1) || ((IT) == DMA1_IT_TE1) || \ + ((IT) == DMA1_IT_GL2) || ((IT) == DMA1_IT_TC2) || \ + ((IT) == DMA1_IT_HT2) || ((IT) == DMA1_IT_TE2) || \ + ((IT) == DMA1_IT_GL3) || ((IT) == DMA1_IT_TC3) || \ + ((IT) == DMA1_IT_HT3) || ((IT) == DMA1_IT_TE3) || \ + ((IT) == DMA1_IT_GL4) || ((IT) == DMA1_IT_TC4) || \ + ((IT) == DMA1_IT_HT4) || ((IT) == DMA1_IT_TE4) || \ + ((IT) == DMA1_IT_GL5) || ((IT) == DMA1_IT_TC5) || \ + ((IT) == DMA1_IT_HT5) || ((IT) == DMA1_IT_TE5) || \ + ((IT) == DMA1_IT_GL6) || ((IT) == DMA1_IT_TC6) || \ + ((IT) == DMA1_IT_HT6) || ((IT) == DMA1_IT_TE6) || \ + ((IT) == DMA1_IT_GL7) || ((IT) == DMA1_IT_TC7) || \ + ((IT) == DMA1_IT_HT7) || ((IT) == DMA1_IT_TE7) || \ + ((IT) == DMA2_IT_GL1) || ((IT) == DMA2_IT_TC1) || \ + ((IT) == DMA2_IT_HT1) || ((IT) == DMA2_IT_TE1) || \ + ((IT) == DMA2_IT_GL2) || ((IT) == DMA2_IT_TC2) || \ + ((IT) == DMA2_IT_HT2) || ((IT) == DMA2_IT_TE2) || \ + ((IT) == DMA2_IT_GL3) || ((IT) == DMA2_IT_TC3) || \ + ((IT) == DMA2_IT_HT3) || ((IT) == DMA2_IT_TE3) || \ + ((IT) == DMA2_IT_GL4) || ((IT) == DMA2_IT_TC4) || \ + ((IT) == DMA2_IT_HT4) || ((IT) == DMA2_IT_TE4) || \ + ((IT) == DMA2_IT_GL5) || ((IT) == DMA2_IT_TC5) || \ + ((IT) == DMA2_IT_HT5) || ((IT) == DMA2_IT_TE5)) + +/** + * @} + */ + +/** @defgroup DMA_flags_definition + * @{ + */ +#define DMA1_FLAG_GL1 DMA_ISR_GIF1 +#define DMA1_FLAG_TC1 DMA_ISR_TCIF1 +#define DMA1_FLAG_HT1 DMA_ISR_HTIF1 +#define DMA1_FLAG_TE1 DMA_ISR_TEIF1 +#define DMA1_FLAG_GL2 DMA_ISR_GIF2 +#define DMA1_FLAG_TC2 DMA_ISR_TCIF2 +#define DMA1_FLAG_HT2 DMA_ISR_HTIF2 +#define DMA1_FLAG_TE2 DMA_ISR_TEIF2 +#define DMA1_FLAG_GL3 DMA_ISR_GIF3 +#define DMA1_FLAG_TC3 DMA_ISR_TCIF3 +#define DMA1_FLAG_HT3 DMA_ISR_HTIF3 +#define DMA1_FLAG_TE3 DMA_ISR_TEIF3 +#define DMA1_FLAG_GL4 DMA_ISR_GIF4 +#define DMA1_FLAG_TC4 DMA_ISR_TCIF4 +#define DMA1_FLAG_HT4 DMA_ISR_HTIF4 +#define DMA1_FLAG_TE4 DMA_ISR_TEIF4 +#define DMA1_FLAG_GL5 DMA_ISR_GIF5 +#define DMA1_FLAG_TC5 DMA_ISR_TCIF5 +#define DMA1_FLAG_HT5 DMA_ISR_HTIF5 +#define DMA1_FLAG_TE5 DMA_ISR_TEIF5 +#define DMA1_FLAG_GL6 DMA_ISR_GIF6 /*!< Only applicable for STM32F072 and STM32F091 devices */ +#define DMA1_FLAG_TC6 DMA_ISR_TCIF6 /*!< Only applicable for STM32F072 and STM32F091 devices */ +#define DMA1_FLAG_HT6 DMA_ISR_HTIF6 /*!< Only applicable for STM32F072 and STM32F091 devices */ +#define DMA1_FLAG_TE6 DMA_ISR_TEIF6 /*!< Only applicable for STM32F072 and STM32F091 devices */ +#define DMA1_FLAG_GL7 DMA_ISR_GIF7 /*!< Only applicable for STM32F072 and STM32F091 devices */ +#define DMA1_FLAG_TC7 DMA_ISR_TCIF7 /*!< Only applicable for STM32F072 and STM32F091 devices */ +#define DMA1_FLAG_HT7 DMA_ISR_HTIF7 /*!< Only applicable for STM32F072 and STM32F091 devices */ +#define DMA1_FLAG_TE7 DMA_ISR_TEIF7 /*!< Only applicable for STM32F072 and STM32F091 devices */ + +#define DMA2_FLAG_GL1 ((uint32_t)0x10000001) +#define DMA2_FLAG_TC1 ((uint32_t)0x10000002) +#define DMA2_FLAG_HT1 ((uint32_t)0x10000004) +#define DMA2_FLAG_TE1 ((uint32_t)0x10000008) +#define DMA2_FLAG_GL2 ((uint32_t)0x10000010) +#define DMA2_FLAG_TC2 ((uint32_t)0x10000020) +#define DMA2_FLAG_HT2 ((uint32_t)0x10000040) +#define DMA2_FLAG_TE2 ((uint32_t)0x10000080) +#define DMA2_FLAG_GL3 ((uint32_t)0x10000100) +#define DMA2_FLAG_TC3 ((uint32_t)0x10000200) +#define DMA2_FLAG_HT3 ((uint32_t)0x10000400) +#define DMA2_FLAG_TE3 ((uint32_t)0x10000800) +#define DMA2_FLAG_GL4 ((uint32_t)0x10001000) +#define DMA2_FLAG_TC4 ((uint32_t)0x10002000) +#define DMA2_FLAG_HT4 ((uint32_t)0x10004000) +#define DMA2_FLAG_TE4 ((uint32_t)0x10008000) +#define DMA2_FLAG_GL5 ((uint32_t)0x10010000) +#define DMA2_FLAG_TC5 ((uint32_t)0x10020000) +#define DMA2_FLAG_HT5 ((uint32_t)0x10040000) +#define DMA2_FLAG_TE5 ((uint32_t)0x10080000) + +#define IS_DMA_CLEAR_FLAG(FLAG) (((((FLAG) & 0xF0000000) == 0x00) || (((FLAG) & 0xEFF00000) == 0x00)) && ((FLAG) != 0x00)) + +#define IS_DMA_GET_FLAG(FLAG) (((FLAG) == DMA1_FLAG_GL1) || ((FLAG) == DMA1_FLAG_TC1) || \ + ((FLAG) == DMA1_FLAG_HT1) || ((FLAG) == DMA1_FLAG_TE1) || \ + ((FLAG) == DMA1_FLAG_GL2) || ((FLAG) == DMA1_FLAG_TC2) || \ + ((FLAG) == DMA1_FLAG_HT2) || ((FLAG) == DMA1_FLAG_TE2) || \ + ((FLAG) == DMA1_FLAG_GL3) || ((FLAG) == DMA1_FLAG_TC3) || \ + ((FLAG) == DMA1_FLAG_HT3) || ((FLAG) == DMA1_FLAG_TE3) || \ + ((FLAG) == DMA1_FLAG_GL4) || ((FLAG) == DMA1_FLAG_TC4) || \ + ((FLAG) == DMA1_FLAG_HT4) || ((FLAG) == DMA1_FLAG_TE4) || \ + ((FLAG) == DMA1_FLAG_GL5) || ((FLAG) == DMA1_FLAG_TC5) || \ + ((FLAG) == DMA1_FLAG_HT5) || ((FLAG) == DMA1_FLAG_TE5) || \ + ((FLAG) == DMA1_FLAG_GL6) || ((FLAG) == DMA1_FLAG_TC6) || \ + ((FLAG) == DMA1_FLAG_HT6) || ((FLAG) == DMA1_FLAG_TE6) || \ + ((FLAG) == DMA1_FLAG_GL7) || ((FLAG) == DMA1_FLAG_TC7) || \ + ((FLAG) == DMA1_FLAG_HT7) || ((FLAG) == DMA1_FLAG_TE7) || \ + ((FLAG) == DMA2_FLAG_GL1) || ((FLAG) == DMA2_FLAG_TC1) || \ + ((FLAG) == DMA2_FLAG_HT1) || ((FLAG) == DMA2_FLAG_TE1) || \ + ((FLAG) == DMA2_FLAG_GL2) || ((FLAG) == DMA2_FLAG_TC2) || \ + ((FLAG) == DMA2_FLAG_HT2) || ((FLAG) == DMA2_FLAG_TE2) || \ + ((FLAG) == DMA2_FLAG_GL3) || ((FLAG) == DMA2_FLAG_TC3) || \ + ((FLAG) == DMA2_FLAG_HT3) || ((FLAG) == DMA2_FLAG_TE3) || \ + ((FLAG) == DMA2_FLAG_GL4) || ((FLAG) == DMA2_FLAG_TC4) || \ + ((FLAG) == DMA2_FLAG_HT4) || ((FLAG) == DMA2_FLAG_TE4) || \ + ((FLAG) == DMA2_FLAG_GL5) || ((FLAG) == DMA2_FLAG_TC5) || \ + ((FLAG) == DMA2_FLAG_HT5) || ((FLAG) == DMA2_FLAG_TE5)) +/** + * @} + */ + +/** @defgroup DMA_Buffer_Size + * @{ + */ + +#define IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x1) && ((SIZE) < 0x10000)) + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ + +/* Function used to set the DMA configuration to the default reset state ******/ +void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx); + +/* Initialization and Configuration functions *********************************/ +void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct); +void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct); +void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState); +void DMA_RemapConfig(DMA_TypeDef* DMAy, uint32_t DMAx_CHy_RemapRequest); + +/* Data Counter functions******************************************************/ +void DMA_SetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx, uint16_t DataNumber); +uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx); + +/* Interrupts and flags management functions **********************************/ +void DMA_ITConfig(DMA_Channel_TypeDef* DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState); +FlagStatus DMA_GetFlagStatus(uint32_t DMAy_FLAG); +void DMA_ClearFlag(uint32_t DMAy_FLAG); +ITStatus DMA_GetITStatus(uint32_t DMAy_IT); +void DMA_ClearITPendingBit(uint32_t DMAy_IT); + +#ifdef __cplusplus +} +#endif + +#endif /*__STM32F0XX_DMA_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/include/stm32f0-stdperiph/stm32f0xx_exti.h b/system/include/stm32f0-stdperiph/stm32f0xx_exti.h new file mode 100644 index 0000000..beeac72 --- /dev/null +++ b/system/include/stm32f0-stdperiph/stm32f0xx_exti.h @@ -0,0 +1,216 @@ +/** + ****************************************************************************** + * @file stm32f0xx_exti.h + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file contains all the functions prototypes for the EXTI + * firmware library + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F0XX_EXTI_H +#define __STM32F0XX_EXTI_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup EXTI + * @{ + */ +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief EXTI mode enumeration + */ + +typedef enum +{ + EXTI_Mode_Interrupt = 0x00, + EXTI_Mode_Event = 0x04 +}EXTIMode_TypeDef; + +#define IS_EXTI_MODE(MODE) (((MODE) == EXTI_Mode_Interrupt) || ((MODE) == EXTI_Mode_Event)) + +/** + * @brief EXTI Trigger enumeration + */ + +typedef enum +{ + EXTI_Trigger_Rising = 0x08, + EXTI_Trigger_Falling = 0x0C, + EXTI_Trigger_Rising_Falling = 0x10 +}EXTITrigger_TypeDef; + +#define IS_EXTI_TRIGGER(TRIGGER) (((TRIGGER) == EXTI_Trigger_Rising) || \ + ((TRIGGER) == EXTI_Trigger_Falling) || \ + ((TRIGGER) == EXTI_Trigger_Rising_Falling)) +/** + * @brief EXTI Init Structure definition + */ + +typedef struct +{ + uint32_t EXTI_Line; /*!< Specifies the EXTI lines to be enabled or disabled. + This parameter can be any combination of @ref EXTI_Lines */ + + EXTIMode_TypeDef EXTI_Mode; /*!< Specifies the mode for the EXTI lines. + This parameter can be a value of @ref EXTIMode_TypeDef */ + + EXTITrigger_TypeDef EXTI_Trigger; /*!< Specifies the trigger signal active edge for the EXTI lines. + This parameter can be a value of @ref EXTIMode_TypeDef */ + + FunctionalState EXTI_LineCmd; /*!< Specifies the new state of the selected EXTI lines. + This parameter can be set either to ENABLE or DISABLE */ +}EXTI_InitTypeDef; + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup EXTI_Exported_Constants + * @{ + */ +/** @defgroup EXTI_Lines + * @{ + */ + +#define EXTI_Line0 ((uint32_t)0x00000001) /*!< External interrupt line 0 */ +#define EXTI_Line1 ((uint32_t)0x00000002) /*!< External interrupt line 1 */ +#define EXTI_Line2 ((uint32_t)0x00000004) /*!< External interrupt line 2 */ +#define EXTI_Line3 ((uint32_t)0x00000008) /*!< External interrupt line 3 */ +#define EXTI_Line4 ((uint32_t)0x00000010) /*!< External interrupt line 4 */ +#define EXTI_Line5 ((uint32_t)0x00000020) /*!< External interrupt line 5 */ +#define EXTI_Line6 ((uint32_t)0x00000040) /*!< External interrupt line 6 */ +#define EXTI_Line7 ((uint32_t)0x00000080) /*!< External interrupt line 7 */ +#define EXTI_Line8 ((uint32_t)0x00000100) /*!< External interrupt line 8 */ +#define EXTI_Line9 ((uint32_t)0x00000200) /*!< External interrupt line 9 */ +#define EXTI_Line10 ((uint32_t)0x00000400) /*!< External interrupt line 10 */ +#define EXTI_Line11 ((uint32_t)0x00000800) /*!< External interrupt line 11 */ +#define EXTI_Line12 ((uint32_t)0x00001000) /*!< External interrupt line 12 */ +#define EXTI_Line13 ((uint32_t)0x00002000) /*!< External interrupt line 13 */ +#define EXTI_Line14 ((uint32_t)0x00004000) /*!< External interrupt line 14 */ +#define EXTI_Line15 ((uint32_t)0x00008000) /*!< External interrupt line 15 */ +#define EXTI_Line16 ((uint32_t)0x00010000) /*!< External interrupt line 16 + Connected to the PVD Output, + not applicable for STM32F030 devices */ +#define EXTI_Line17 ((uint32_t)0x00020000) /*!< Internal interrupt line 17 + Connected to the RTC Alarm + event */ +#define EXTI_Line18 ((uint32_t)0x00040000) /*!< Internal interrupt line 18 + Connected to the USB + event, only applicable for + STM32F072 devices */ +#define EXTI_Line19 ((uint32_t)0x00080000) /*!< Internal interrupt line 19 + Connected to the RTC Tamper + and Time Stamp events */ +#define EXTI_Line20 ((uint32_t)0x00100000) /*!< Internal interrupt line 20 + Connected to the RTC wakeup + event, only applicable for + STM32F072 devices */ +#define EXTI_Line21 ((uint32_t)0x00200000) /*!< Internal interrupt line 21 + Connected to the Comparator 1 + event, only applicable for STM32F051 + ans STM32F072 devices */ +#define EXTI_Line22 ((uint32_t)0x00400000) /*!< Internal interrupt line 22 + Connected to the Comparator 2 + event, only applicable for STM32F051 + and STM32F072 devices */ +#define EXTI_Line23 ((uint32_t)0x00800000) /*!< Internal interrupt line 23 + Connected to the I2C1 wakeup + event, not applicable for STM32F030 devices */ +#define EXTI_Line25 ((uint32_t)0x02000000) /*!< Internal interrupt line 25 + Connected to the USART1 wakeup + event, not applicable for STM32F030 devices */ +#define EXTI_Line26 ((uint32_t)0x04000000) /*!< Internal interrupt line 26 + Connected to the USART2 wakeup + event, applicable only for + STM32F072 devices */ +#define EXTI_Line27 ((uint32_t)0x08000000) /*!< Internal interrupt line 27 + Connected to the CEC wakeup + event, applicable only for STM32F051 + and STM32F072 devices */ +#define EXTI_Line31 ((uint32_t)0x80000000) /*!< Internal interrupt line 31 + Connected to the VDD USB monitor + event, applicable only for + STM32F072 devices */ +#define IS_EXTI_LINE(LINE) ((((LINE) & (uint32_t)0x71000000) == 0x00) && ((LINE) != (uint16_t)0x00)) + +#define IS_GET_EXTI_LINE(LINE) (((LINE) == EXTI_Line0) || ((LINE) == EXTI_Line1) || \ + ((LINE) == EXTI_Line2) || ((LINE) == EXTI_Line3) || \ + ((LINE) == EXTI_Line4) || ((LINE) == EXTI_Line5) || \ + ((LINE) == EXTI_Line6) || ((LINE) == EXTI_Line7) || \ + ((LINE) == EXTI_Line8) || ((LINE) == EXTI_Line9) || \ + ((LINE) == EXTI_Line10) || ((LINE) == EXTI_Line11) || \ + ((LINE) == EXTI_Line12) || ((LINE) == EXTI_Line13) || \ + ((LINE) == EXTI_Line14) || ((LINE) == EXTI_Line15) || \ + ((LINE) == EXTI_Line16) || ((LINE) == EXTI_Line17) || \ + ((LINE) == EXTI_Line18) || ((LINE) == EXTI_Line19) || \ + ((LINE) == EXTI_Line20) || ((LINE) == EXTI_Line21) || \ + ((LINE) == EXTI_Line22) || ((LINE) == EXTI_Line23) || \ + ((LINE) == EXTI_Line25) || ((LINE) == EXTI_Line26) || \ + ((LINE) == EXTI_Line27) || ((LINE) == EXTI_Line31)) + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ +/* Function used to set the EXTI configuration to the default reset state *****/ +void EXTI_DeInit(void); + +/* Initialization and Configuration functions *********************************/ +void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct); +void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct); +void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line); + +/* Interrupts and flags management functions **********************************/ +FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line); +void EXTI_ClearFlag(uint32_t EXTI_Line); +ITStatus EXTI_GetITStatus(uint32_t EXTI_Line); +void EXTI_ClearITPendingBit(uint32_t EXTI_Line); + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32F0XX_EXTI_H */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/include/stm32f0-stdperiph/stm32f0xx_flash.h b/system/include/stm32f0-stdperiph/stm32f0xx_flash.h new file mode 100644 index 0000000..236cdde --- /dev/null +++ b/system/include/stm32f0-stdperiph/stm32f0xx_flash.h @@ -0,0 +1,435 @@ +/** + ****************************************************************************** + * @file stm32f0xx_flash.h + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file contains all the functions prototypes for the FLASH + * firmware library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F0XX_FLASH_H +#define __STM32F0XX_FLASH_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup FLASH + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief FLASH Status + */ +typedef enum +{ + FLASH_BUSY = 1, + FLASH_ERROR_WRP, + FLASH_ERROR_PROGRAM, + FLASH_COMPLETE, + FLASH_TIMEOUT +}FLASH_Status; + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup FLASH_Exported_Constants + * @{ + */ + +/** @defgroup FLASH_Latency + * @{ + */ +#define FLASH_Latency_0 ((uint32_t)0x00000000) /*!< FLASH Zero Latency cycle */ +#define FLASH_Latency_1 FLASH_ACR_LATENCY /*!< FLASH One Latency cycle */ + +#define IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_Latency_0) || \ + ((LATENCY) == FLASH_Latency_1)) +/** + * @} + */ + +/** @defgroup FLASH_Interrupts + * @{ + */ + +#define FLASH_IT_EOP FLASH_CR_EOPIE /*!< End of programming interrupt source */ +#define FLASH_IT_ERR FLASH_CR_ERRIE /*!< Error interrupt source */ +#define IS_FLASH_IT(IT) ((((IT) & (uint32_t)0xFFFFEBFF) == 0x00000000) && (((IT) != 0x00000000))) +/** + * @} + */ + +/** @defgroup FLASH_Address + * @{ + */ +#if defined(STM32F042) || defined(STM32F031) || defined(STM32F070x6) /*32K devices */ + #define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x08007FFF)) +#elif defined(STM32F030) || defined(STM32F051) /*64K devices */ + #define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x0800FFFF)) +#elif defined(STM32F072) || defined(STM32F070xB) /*128K devices */ + #define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x0801FFFF)) +#else /* STM32F091 || STM32F030 || STM32F030xC */ /*256K Flash devices */ + #define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x0800FFFF)) +#endif /* STM32F042 || STM32F031 || STM32F070x6 */ +/** + * @} + */ + +/** @defgroup FLASH_OB_DATA_ADDRESS + * @{ + */ +#define IS_OB_DATA_ADDRESS(ADDRESS) (((ADDRESS) == 0x1FFFF804) || ((ADDRESS) == 0x1FFFF806)) + +/** + * @} + */ + +/** @defgroup FLASH_Option_Bytes_Write_Protection + * @{ + */ + +#if !defined (STM32F072) && !defined (STM32F070xB) && !defined (STM32F091) && !defined (STM32F030) && !defined (STM32F030xC) /* 32K and 64K Flash devices */ +#define OB_WRP_Pages0to3 ((uint32_t)0x00000001) /* Write protection of page 0 to 3 */ +#define OB_WRP_Pages4to7 ((uint32_t)0x00000002) /* Write protection of page 4 to 7 */ +#define OB_WRP_Pages8to11 ((uint32_t)0x00000004) /* Write protection of page 8 to 11 */ +#define OB_WRP_Pages12to15 ((uint32_t)0x00000008) /* Write protection of page 12 to 15 */ +#define OB_WRP_Pages16to19 ((uint32_t)0x00000010) /* Write protection of page 16 to 19 */ +#define OB_WRP_Pages20to23 ((uint32_t)0x00000020) /* Write protection of page 20 to 23 */ +#define OB_WRP_Pages24to27 ((uint32_t)0x00000040) /* Write protection of page 24 to 27 */ +#define OB_WRP_Pages28to31 ((uint32_t)0x00000080) /* Write protection of page 28 to 31 */ +#define OB_WRP_Pages32to35 ((uint32_t)0x00000100) /* Write protection of page 32 to 35 */ +#define OB_WRP_Pages36to39 ((uint32_t)0x00000200) /* Write protection of page 36 to 39 */ +#define OB_WRP_Pages40to43 ((uint32_t)0x00000400) /* Write protection of page 40 to 43 */ +#define OB_WRP_Pages44to47 ((uint32_t)0x00000800) /* Write protection of page 44 to 47 */ +#define OB_WRP_Pages48to51 ((uint32_t)0x00001000) /* Write protection of page 48 to 51 */ +#define OB_WRP_Pages52to55 ((uint32_t)0x00002000) /* Write protection of page 52 to 55 */ +#define OB_WRP_Pages56to59 ((uint32_t)0x00004000) /* Write protection of page 56 to 59 */ +#define OB_WRP_Pages60to63 ((uint32_t)0x00008000) /* Write protection of page 60 to 63 */ + +#define OB_WRP_AllPages ((uint32_t)0x0000FFFF) /*!< Write protection of all Sectors */ + +#define IS_OB_WRP(PAGE) (((PAGE) != 0x0000000)) + +#else /* 128K and 256K Flash devices */ + +#define OB_WRP_Pages0to1 ((uint32_t)0x00000001) /* Write protection of page 0 to 1 */ +#define OB_WRP_Pages2to3 ((uint32_t)0x00000002) /* Write protection of page 2 to 3 */ +#define OB_WRP_Pages4to5 ((uint32_t)0x00000004) /* Write protection of page 4 to 5 */ +#define OB_WRP_Pages6to7 ((uint32_t)0x00000008) /* Write protection of page 6 to 7 */ +#define OB_WRP_Pages8to9 ((uint32_t)0x00000010) /* Write protection of page 8 to 9 */ +#define OB_WRP_Pages10to11 ((uint32_t)0x00000020) /* Write protection of page 10 to 11 */ +#define OB_WRP_Pages12to13 ((uint32_t)0x00000040) /* Write protection of page 12 to 13 */ +#define OB_WRP_Pages14to15 ((uint32_t)0x00000080) /* Write protection of page 14 to 15 */ +#define OB_WRP_Pages16to17 ((uint32_t)0x00000100) /* Write protection of page 16 to 17 */ +#define OB_WRP_Pages18to19 ((uint32_t)0x00000200) /* Write protection of page 18 to 19 */ +#define OB_WRP_Pages20to21 ((uint32_t)0x00000400) /* Write protection of page 20 to 21 */ +#define OB_WRP_Pages22to23 ((uint32_t)0x00000800) /* Write protection of page 22 to 23 */ +#define OB_WRP_Pages24to25 ((uint32_t)0x00001000) /* Write protection of page 24 to 25 */ +#define OB_WRP_Pages26to27 ((uint32_t)0x00002000) /* Write protection of page 26 to 27 */ +#define OB_WRP_Pages28to29 ((uint32_t)0x00004000) /* Write protection of page 28 to 29 */ +#define OB_WRP_Pages30to31 ((uint32_t)0x00008000) /* Write protection of page 30 to 31 */ +#define OB_WRP_Pages32to33 ((uint32_t)0x00010000) /* Write protection of page 32 to 33 */ +#define OB_WRP_Pages34to35 ((uint32_t)0x00020000) /* Write protection of page 34 to 35 */ +#define OB_WRP_Pages36to37 ((uint32_t)0x00040000) /* Write protection of page 36 to 37 */ +#define OB_WRP_Pages38to39 ((uint32_t)0x00080000) /* Write protection of page 38 to 39 */ +#define OB_WRP_Pages40to41 ((uint32_t)0x00100000) /* Write protection of page 40 to 41 */ +#define OB_WRP_Pages42to43 ((uint32_t)0x00200000) /* Write protection of page 42 to 43 */ +#define OB_WRP_Pages44to45 ((uint32_t)0x00400000) /* Write protection of page 44 to 45 */ +#define OB_WRP_Pages46to47 ((uint32_t)0x00800000) /* Write protection of page 46 to 47 */ +#define OB_WRP_Pages48to49 ((uint32_t)0x01000000) /* Write protection of page 48 to 49 */ +#define OB_WRP_Pages50to51 ((uint32_t)0x02000000) /* Write protection of page 50 to 51 */ +#define OB_WRP_Pages52to53 ((uint32_t)0x04000000) /* Write protection of page 52 to 53 */ +#define OB_WRP_Pages54to55 ((uint32_t)0x08000000) /* Write protection of page 54 to 55 */ +#define OB_WRP_Pages56to57 ((uint32_t)0x10000000) /* Write protection of page 56 to 57 */ +#define OB_WRP_Pages58to59 ((uint32_t)0x20000000) /* Write protection of page 58 to 59 */ +#define OB_WRP_Pages60to61 ((uint32_t)0x40000000) /* Write protection of page 60 to 61 */ + +#if defined(STM32F091) || defined(STM32F030xC) /* 256K Flash devices */ +#define OB_WRP_Pages62to127 ((uint32_t)0x80000000) /* Write protection of page 62 to 127 */ +#else /* 128K Flash devices */ +#define OB_WRP_Pages62to63 ((uint32_t)0x80000000) /* Write protection of page 62 to 63 */ +#endif /* STM32F091 || STM32F030xC */ +#define OB_WRP_AllPages ((uint32_t)0xFFFFFFFF) /*!< Write protection of all Sectors */ +#define IS_OB_WRP(PAGE) (((PAGE) != 0x0000000)) + +#endif /* STM32F072 || STM32F070xB || STM32F091 || STM32F030 || STM32F030xC */ +/** + * @} + */ + +/** @defgroup FLASH_Option_Bytes_Read_Protection + * @{ + */ + +/** + * @brief FLASH_Read Protection Level + */ +#define OB_RDP_Level_0 ((uint8_t)0xAA) +#define OB_RDP_Level_1 ((uint8_t)0xBB) +/*#define OB_RDP_Level_2 ((uint8_t)0xCC)*/ /* Warning: When enabling read protection level 2 + it's no more possible to go back to level 1 or 0 */ + +#define IS_OB_RDP(LEVEL) (((LEVEL) == OB_RDP_Level_0)||\ + ((LEVEL) == OB_RDP_Level_1))/*||\ + ((LEVEL) == OB_RDP_Level_2))*/ +/** + * @} + */ + +/** @defgroup FLASH_Option_Bytes_IWatchdog + * @{ + */ + +#define OB_IWDG_SW ((uint8_t)0x01) /*!< Software IWDG selected */ +#define OB_IWDG_HW ((uint8_t)0x00) /*!< Hardware IWDG selected */ +#define IS_OB_IWDG_SOURCE(SOURCE) (((SOURCE) == OB_IWDG_SW) || ((SOURCE) == OB_IWDG_HW)) + +/** + * @} + */ + +/** @defgroup FLASH_Option_Bytes_nRST_STOP + * @{ + */ + +#define OB_STOP_NoRST ((uint8_t)0x02) /*!< No reset generated when entering in STOP */ +#define OB_STOP_RST ((uint8_t)0x00) /*!< Reset generated when entering in STOP */ +#define IS_OB_STOP_SOURCE(SOURCE) (((SOURCE) == OB_STOP_NoRST) || ((SOURCE) == OB_STOP_RST)) + +/** + * @} + */ + +/** @defgroup FLASH_Option_Bytes_nRST_STDBY + * @{ + */ + +#define OB_STDBY_NoRST ((uint8_t)0x04) /*!< No reset generated when entering in STANDBY */ +#define OB_STDBY_RST ((uint8_t)0x00) /*!< Reset generated when entering in STANDBY */ +#define IS_OB_STDBY_SOURCE(SOURCE) (((SOURCE) == OB_STDBY_NoRST) || ((SOURCE) == OB_STDBY_RST)) + +/** + * @} + */ + +/** @defgroup FLASH_Option_Bytes_BOOT1 + * @{ + */ + +#define OB_BOOT1_RESET ((uint8_t)0x00) /*!< BOOT1 Reset */ +#define OB_BOOT1_SET ((uint8_t)0x10) /*!< BOOT1 Set */ +#define IS_OB_BOOT1(BOOT1) (((BOOT1) == OB_BOOT1_RESET) || ((BOOT1) == OB_BOOT1_SET)) + +/** + * @} + */ + +/** @defgroup FLASH_Option_Bytes_BOOT0 + * @{ + */ + +#define OB_BOOT0_RESET ((uint8_t)0x00) /*!< BOOT0 Reset */ +#define OB_BOOT0_SET ((uint8_t)0x08) /*!< BOOT0 Set */ +#define IS_OB_BOOT0(BOOT0) (((BOOT0) == OB_BOOT0_RESET) || ((BOOT0) == OB_BOOT0_SET)) + +/** + * @} + */ + +/** @defgroup FLASH_Option_Bytes_BOOT0SW + * @{ + */ + +#define OB_BOOT0_SW ((uint8_t)0x00) /*!< BOOT0 pin disabled */ +#define OB_BOOT0_HW ((uint8_t)0x80) /*!< BOOT0 pin bonded with GPIO */ +#define IS_OB_BOOT0SW(BOOT0) (((BOOT0) == OB_BOOT0_SW) || ((BOOT0) == OB_BOOT0_HW)) + +/** + * @} + */ + +/** @defgroup FLASH_Option_Bytes_VDDA_Analog_Monitoring + * @{ + */ + +#define OB_VDDA_ANALOG_ON ((uint8_t)0x20) /*!< Analog monitoring on VDDA Power source ON */ +#define OB_VDDA_ANALOG_OFF ((uint8_t)0x00) /*!< Analog monitoring on VDDA Power source OFF */ + +#define IS_OB_VDDA_ANALOG(ANALOG) (((ANALOG) == OB_VDDA_ANALOG_ON) || ((ANALOG) == OB_VDDA_ANALOG_OFF)) + +/** + * @} + */ + +/** @defgroup FLASH_Option_Bytes_SRAM_Parity_Enable + * @{ + */ + +#define OB_SRAM_PARITY_SET ((uint8_t)0x00) /*!< SRAM parity enable Set */ +#define OB_SRAM_PARITY_RESET ((uint8_t)0x40) /*!< SRAM parity enable reset */ + +#define IS_OB_SRAM_PARITY(PARITY) (((PARITY) == OB_SRAM_PARITY_SET) || ((PARITY) == OB_SRAM_PARITY_RESET)) + +/** + * @} + */ + +/** @defgroup FLASH_Flags + * @{ + */ + +#define FLASH_FLAG_BSY FLASH_SR_BSY /*!< FLASH Busy flag */ +#define FLASH_FLAG_PGERR FLASH_SR_PGERR /*!< FLASH Programming error flag */ +#define FLASH_FLAG_WRPERR FLASH_SR_WRPERR /*!< FLASH Write protected error flag */ +#define FLASH_FLAG_EOP FLASH_SR_EOP /*!< FLASH End of Programming flag */ + +#define IS_FLASH_CLEAR_FLAG(FLAG) ((((FLAG) & (uint32_t)0xFFFFFFCB) == 0x00000000) && ((FLAG) != 0x00000000)) + +#define IS_FLASH_GET_FLAG(FLAG) (((FLAG) == FLASH_FLAG_BSY) || ((FLAG) == FLASH_FLAG_PGERR) || \ + ((FLAG) == FLASH_FLAG_WRPERR) || ((FLAG) == FLASH_FLAG_EOP)) +/** + * @} + */ + +/** @defgroup FLASH_Timeout_definition + * @{ + */ +#define FLASH_ER_PRG_TIMEOUT ((uint32_t)0x000B0000) + +/** + * @} + */ + +/** @defgroup FLASH_Legacy + * @{ + */ +#define FLASH_WRProt_Pages0to3 OB_WRP_Pages0to3 +#define FLASH_WRProt_Pages4to7 OB_WRP_Pages4to7 +#define FLASH_WRProt_Pages8to11 OB_WRP_Pages8to11 +#define FLASH_WRProt_Pages12to15 OB_WRP_Pages12to15 +#define FLASH_WRProt_Pages16to19 OB_WRP_Pages16to19 +#define FLASH_WRProt_Pages20to23 OB_WRP_Pages20to23 +#define FLASH_WRProt_Pages24to27 OB_WRP_Pages24to27 +#define FLASH_WRProt_Pages28to31 OB_WRP_Pages28to31 +#define FLASH_WRProt_Pages32to35 OB_WRP_Pages32to35 +#define FLASH_WRProt_Pages36to39 OB_WRP_Pages36to39 +#define FLASH_WRProt_Pages40to43 OB_WRP_Pages40to21 +#define FLASH_WRProt_Pages44to47 OB_WRP_Pages44to23 +#define FLASH_WRProt_Pages48to51 OB_WRP_Pages48to51 +#define FLASH_WRProt_Pages52to55 OB_WRP_Pages52to55 +#define FLASH_WRProt_Pages56to59 OB_WRP_Pages56to59 +#define FLASH_WRProt_Pages60to63 OB_WRP_Pages60to63 + + +#define FLASH_WRProt_AllPages OB_WRP_AllPages +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ + +/** + * @brief FLASH memory functions that can be executed from FLASH. + */ +/* FLASH Interface configuration functions ************************************/ +void FLASH_SetLatency(uint32_t FLASH_Latency); +void FLASH_PrefetchBufferCmd(FunctionalState NewState); +FlagStatus FLASH_GetPrefetchBufferStatus(void); + +/* FLASH Memory Programming functions *****************************************/ +void FLASH_Unlock(void); +void FLASH_Lock(void); +FLASH_Status FLASH_ErasePage(uint32_t Page_Address); +FLASH_Status FLASH_EraseAllPages(void); +FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data); +FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data); + +/* FLASH Option Bytes Programming functions *****************************************/ +void FLASH_OB_Unlock(void); +void FLASH_OB_Lock(void); +void FLASH_OB_Launch(void); +FLASH_Status FLASH_OB_Erase(void); +FLASH_Status FLASH_OB_EnableWRP(uint32_t OB_WRP); +FLASH_Status FLASH_OB_RDPConfig(uint8_t OB_RDP); +FLASH_Status FLASH_OB_UserConfig(uint8_t OB_IWDG, uint8_t OB_STOP, uint8_t OB_STDBY); +FLASH_Status FLASH_OB_BOOTConfig(uint8_t OB_BOOT1); +FLASH_Status FLASH_OB_BOOT0Config(uint8_t OB_BOOT0); +FLASH_Status FLASH_OB_BOOT0SWConfig(uint8_t OB_BOOT0SW); +FLASH_Status FLASH_OB_VDDAConfig(uint8_t OB_VDDA_ANALOG); +FLASH_Status FLASH_OB_SRAMParityConfig(uint8_t OB_SRAM_Parity); +FLASH_Status FLASH_OB_WriteUser(uint8_t OB_USER); +FLASH_Status FLASH_OB_ProgramData(uint32_t Address, uint8_t Data); +uint8_t FLASH_OB_GetUser(void); +uint32_t FLASH_OB_GetWRP(void); +FlagStatus FLASH_OB_GetRDP(void); + +/* FLASH Interrupts and flags management functions **********************************/ +void FLASH_ITConfig(uint32_t FLASH_IT, FunctionalState NewState); +FlagStatus FLASH_GetFlagStatus(uint32_t FLASH_FLAG); +void FLASH_ClearFlag(uint32_t FLASH_FLAG); +FLASH_Status FLASH_GetStatus(void); +FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout); + +/** @defgroup FLASH_Legacy + * @{ + */ +#define FLASH_EraseOptionBytes FLASH_OB_Erase +#define FLASH_EnableWriteProtection FLASH_OB_EnableWRP +#define FLASH_UserOptionByteConfig FLASH_OB_UserConfig +#define FLASH_ProgramOptionByteData FLASH_OB_ProgramData +#define FLASH_GetUserOptionByte FLASH_OB_GetUser +#define FLASH_GetWriteProtectionOptionByte FLASH_OB_GetWRP + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32F0XX_FLASH_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/include/stm32f0-stdperiph/stm32f0xx_gpio.h b/system/include/stm32f0-stdperiph/stm32f0xx_gpio.h new file mode 100644 index 0000000..867e4d8 --- /dev/null +++ b/system/include/stm32f0-stdperiph/stm32f0xx_gpio.h @@ -0,0 +1,358 @@ +/** + ****************************************************************************** + * @file stm32f0xx_gpio.h + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file contains all the functions prototypes for the GPIO + * firmware library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F0XX_GPIO_H +#define __STM32F0XX_GPIO_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup GPIO + * @{ + */ +/* Exported types ------------------------------------------------------------*/ + +#define IS_GPIO_ALL_PERIPH(PERIPH) (((PERIPH) == GPIOA) || \ + ((PERIPH) == GPIOB) || \ + ((PERIPH) == GPIOC) || \ + ((PERIPH) == GPIOD) || \ + ((PERIPH) == GPIOE) || \ + ((PERIPH) == GPIOF)) + +#define IS_GPIO_LIST_PERIPH(PERIPH) (((PERIPH) == GPIOA) || \ + ((PERIPH) == GPIOB)) + +/** @defgroup Configuration_Mode_enumeration + * @{ + */ +typedef enum +{ + GPIO_Mode_IN = 0x00, /*!< GPIO Input Mode */ + GPIO_Mode_OUT = 0x01, /*!< GPIO Output Mode */ + GPIO_Mode_AF = 0x02, /*!< GPIO Alternate function Mode */ + GPIO_Mode_AN = 0x03 /*!< GPIO Analog In/Out Mode */ +}GPIOMode_TypeDef; + +#define IS_GPIO_MODE(MODE) (((MODE) == GPIO_Mode_IN)|| ((MODE) == GPIO_Mode_OUT) || \ + ((MODE) == GPIO_Mode_AF)|| ((MODE) == GPIO_Mode_AN)) +/** + * @} + */ + +/** @defgroup Output_type_enumeration + * @{ + */ +typedef enum +{ + GPIO_OType_PP = 0x00, + GPIO_OType_OD = 0x01 +}GPIOOType_TypeDef; + +#define IS_GPIO_OTYPE(OTYPE) (((OTYPE) == GPIO_OType_PP) || ((OTYPE) == GPIO_OType_OD)) + +/** + * @} + */ + +/** @defgroup Output_Maximum_frequency_enumeration + * @{ + */ +typedef enum +{ + GPIO_Speed_Level_1 = 0x00, /*!< I/O output speed: Low 2 MHz */ + GPIO_Speed_Level_2 = 0x01, /*!< I/O output speed: Medium 10 MHz */ + GPIO_Speed_Level_3 = 0x03 /*!< I/O output speed: High 50 MHz */ +}GPIOSpeed_TypeDef; + +#define IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_Speed_Level_1) || ((SPEED) == GPIO_Speed_Level_2) || \ + ((SPEED) == GPIO_Speed_Level_3)) +/** + * @} + */ + +/** @defgroup Configuration_Pull-Up_Pull-Down_enumeration + * @{ + */ +typedef enum +{ + GPIO_PuPd_NOPULL = 0x00, + GPIO_PuPd_UP = 0x01, + GPIO_PuPd_DOWN = 0x02 +}GPIOPuPd_TypeDef; + +#define IS_GPIO_PUPD(PUPD) (((PUPD) == GPIO_PuPd_NOPULL) || ((PUPD) == GPIO_PuPd_UP) || \ + ((PUPD) == GPIO_PuPd_DOWN)) +/** + * @} + */ + +/** @defgroup Bit_SET_and_Bit_RESET_enumeration + * @{ + */ +typedef enum +{ + Bit_RESET = 0, + Bit_SET +}BitAction; + +#define IS_GPIO_BIT_ACTION(ACTION) (((ACTION) == Bit_RESET) || ((ACTION) == Bit_SET)) +/** + * @} + */ + +/** + * @brief GPIO Init structure definition + */ +typedef struct +{ + uint32_t GPIO_Pin; /*!< Specifies the GPIO pins to be configured. + This parameter can be any value of @ref GPIO_pins_define */ + + GPIOMode_TypeDef GPIO_Mode; /*!< Specifies the operating mode for the selected pins. + This parameter can be a value of @ref GPIOMode_TypeDef */ + + GPIOSpeed_TypeDef GPIO_Speed; /*!< Specifies the speed for the selected pins. + This parameter can be a value of @ref GPIOSpeed_TypeDef */ + + GPIOOType_TypeDef GPIO_OType; /*!< Specifies the operating output type for the selected pins. + This parameter can be a value of @ref GPIOOType_TypeDef */ + + GPIOPuPd_TypeDef GPIO_PuPd; /*!< Specifies the operating Pull-up/Pull down for the selected pins. + This parameter can be a value of @ref GPIOPuPd_TypeDef */ +}GPIO_InitTypeDef; + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup GPIO_Exported_Constants + * @{ + */ + +/** @defgroup GPIO_pins_define + * @{ + */ +#define GPIO_Pin_0 ((uint16_t)0x0001) /*!< Pin 0 selected */ +#define GPIO_Pin_1 ((uint16_t)0x0002) /*!< Pin 1 selected */ +#define GPIO_Pin_2 ((uint16_t)0x0004) /*!< Pin 2 selected */ +#define GPIO_Pin_3 ((uint16_t)0x0008) /*!< Pin 3 selected */ +#define GPIO_Pin_4 ((uint16_t)0x0010) /*!< Pin 4 selected */ +#define GPIO_Pin_5 ((uint16_t)0x0020) /*!< Pin 5 selected */ +#define GPIO_Pin_6 ((uint16_t)0x0040) /*!< Pin 6 selected */ +#define GPIO_Pin_7 ((uint16_t)0x0080) /*!< Pin 7 selected */ +#define GPIO_Pin_8 ((uint16_t)0x0100) /*!< Pin 8 selected */ +#define GPIO_Pin_9 ((uint16_t)0x0200) /*!< Pin 9 selected */ +#define GPIO_Pin_10 ((uint16_t)0x0400) /*!< Pin 10 selected */ +#define GPIO_Pin_11 ((uint16_t)0x0800) /*!< Pin 11 selected */ +#define GPIO_Pin_12 ((uint16_t)0x1000) /*!< Pin 12 selected */ +#define GPIO_Pin_13 ((uint16_t)0x2000) /*!< Pin 13 selected */ +#define GPIO_Pin_14 ((uint16_t)0x4000) /*!< Pin 14 selected */ +#define GPIO_Pin_15 ((uint16_t)0x8000) /*!< Pin 15 selected */ +#define GPIO_Pin_All ((uint16_t)0xFFFF) /*!< All pins selected */ + +#define IS_GPIO_PIN(PIN) ((PIN) != (uint16_t)0x00) + +#define IS_GET_GPIO_PIN(PIN) (((PIN) == GPIO_Pin_0) || \ + ((PIN) == GPIO_Pin_1) || \ + ((PIN) == GPIO_Pin_2) || \ + ((PIN) == GPIO_Pin_3) || \ + ((PIN) == GPIO_Pin_4) || \ + ((PIN) == GPIO_Pin_5) || \ + ((PIN) == GPIO_Pin_6) || \ + ((PIN) == GPIO_Pin_7) || \ + ((PIN) == GPIO_Pin_8) || \ + ((PIN) == GPIO_Pin_9) || \ + ((PIN) == GPIO_Pin_10) || \ + ((PIN) == GPIO_Pin_11) || \ + ((PIN) == GPIO_Pin_12) || \ + ((PIN) == GPIO_Pin_13) || \ + ((PIN) == GPIO_Pin_14) || \ + ((PIN) == GPIO_Pin_15)) + +/** + * @} + */ + +/** @defgroup GPIO_Pin_sources + * @{ + */ +#define GPIO_PinSource0 ((uint8_t)0x00) +#define GPIO_PinSource1 ((uint8_t)0x01) +#define GPIO_PinSource2 ((uint8_t)0x02) +#define GPIO_PinSource3 ((uint8_t)0x03) +#define GPIO_PinSource4 ((uint8_t)0x04) +#define GPIO_PinSource5 ((uint8_t)0x05) +#define GPIO_PinSource6 ((uint8_t)0x06) +#define GPIO_PinSource7 ((uint8_t)0x07) +#define GPIO_PinSource8 ((uint8_t)0x08) +#define GPIO_PinSource9 ((uint8_t)0x09) +#define GPIO_PinSource10 ((uint8_t)0x0A) +#define GPIO_PinSource11 ((uint8_t)0x0B) +#define GPIO_PinSource12 ((uint8_t)0x0C) +#define GPIO_PinSource13 ((uint8_t)0x0D) +#define GPIO_PinSource14 ((uint8_t)0x0E) +#define GPIO_PinSource15 ((uint8_t)0x0F) + +#define IS_GPIO_PIN_SOURCE(PINSOURCE) (((PINSOURCE) == GPIO_PinSource0) || \ + ((PINSOURCE) == GPIO_PinSource1) || \ + ((PINSOURCE) == GPIO_PinSource2) || \ + ((PINSOURCE) == GPIO_PinSource3) || \ + ((PINSOURCE) == GPIO_PinSource4) || \ + ((PINSOURCE) == GPIO_PinSource5) || \ + ((PINSOURCE) == GPIO_PinSource6) || \ + ((PINSOURCE) == GPIO_PinSource7) || \ + ((PINSOURCE) == GPIO_PinSource8) || \ + ((PINSOURCE) == GPIO_PinSource9) || \ + ((PINSOURCE) == GPIO_PinSource10) || \ + ((PINSOURCE) == GPIO_PinSource11) || \ + ((PINSOURCE) == GPIO_PinSource12) || \ + ((PINSOURCE) == GPIO_PinSource13) || \ + ((PINSOURCE) == GPIO_PinSource14) || \ + ((PINSOURCE) == GPIO_PinSource15)) +/** + * @} + */ + +/** @defgroup GPIO_Alternate_function_selection_define + * @{ + */ + +/** + * @brief AF 0 selection + */ +#define GPIO_AF_0 ((uint8_t)0x00) /* WKUP, EVENTOUT, TIM15, SPI1, TIM17, + MCO, SWDAT, SWCLK, TIM14, BOOT, + USART1, CEC, IR_OUT, SPI2, TS, TIM3, + USART4, CAN, TIM3, USART2, USART3, + CRS, TIM16, TIM1 */ +/** + * @brief AF 1 selection + */ +#define GPIO_AF_1 ((uint8_t)0x01) /* USART2, CEC, TIM3, USART1, IR, + EVENTOUT, I2C1, I2C2, TIM15, SPI2, + USART3, TS, SPI1 */ +/** + * @brief AF 2 selection + */ +#define GPIO_AF_2 ((uint8_t)0x02) /* TIM2, TIM1, EVENTOUT, TIM16, TIM17, + USB */ +/** + * @brief AF 3 selection + */ +#define GPIO_AF_3 ((uint8_t)0x03) /* TS, I2C1, TIM15, EVENTOUT */ + +/** + * @brief AF 4 selection + */ +#define GPIO_AF_4 ((uint8_t)0x04) /* TIM14, USART4, USART3, CRS, CAN, + I2C1 */ + +/** + * @brief AF 5 selection + */ +#define GPIO_AF_5 ((uint8_t)0x05) /* TIM16, TIM17, TIM15, SPI2, I2C2, + MCO, I2C1, USB */ + +/** + * @brief AF 6 selection + */ +#define GPIO_AF_6 ((uint8_t)0x06) /* EVENTOUT */ +/** + * @brief AF 7 selection + */ +#define GPIO_AF_7 ((uint8_t)0x07) /* COMP1 OUT and COMP2 OUT */ + +#define IS_GPIO_AF(AF) (((AF) == GPIO_AF_0) || ((AF) == GPIO_AF_1) || \ + ((AF) == GPIO_AF_2) || ((AF) == GPIO_AF_3) || \ + ((AF) == GPIO_AF_4) || ((AF) == GPIO_AF_5) || \ + ((AF) == GPIO_AF_6) || ((AF) == GPIO_AF_7)) + +/** + * @} + */ + +/** @defgroup GPIO_Speed_Legacy + * @{ + */ + +#define GPIO_Speed_2MHz GPIO_Speed_Level_1 /*!< I/O output speed: Low 2 MHz */ +#define GPIO_Speed_10MHz GPIO_Speed_Level_2 /*!< I/O output speed: Medium 10 MHz */ +#define GPIO_Speed_50MHz GPIO_Speed_Level_3 /*!< I/O output speed: High 50 MHz */ + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ +/* Function used to set the GPIO configuration to the default reset state *****/ +void GPIO_DeInit(GPIO_TypeDef* GPIOx); + +/* Initialization and Configuration functions *********************************/ +void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct); +void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct); +void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin); + +/* GPIO Read and Write functions **********************************************/ +uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin); +uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx); +uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin); +uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx); +void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin); +void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin); +void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal); +void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal); + +/* GPIO Alternate functions configuration functions ***************************/ +void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF); + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32F0XX_GPIO_H */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/include/stm32f0-stdperiph/stm32f0xx_i2c.h b/system/include/stm32f0-stdperiph/stm32f0xx_i2c.h new file mode 100644 index 0000000..0e29f5d --- /dev/null +++ b/system/include/stm32f0-stdperiph/stm32f0xx_i2c.h @@ -0,0 +1,478 @@ +/** + ****************************************************************************** + * @file stm32f0xx_i2c.h + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file contains all the functions prototypes for the I2C firmware + * library + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F0XX_I2C_H +#define __STM32F0XX_I2C_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup I2C + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief I2C Init structure definition + */ + +typedef struct +{ + uint32_t I2C_Timing; /*!< Specifies the I2C_TIMINGR_register value. + This parameter must be set by referring to I2C_Timing_Config_Tool*/ + + uint32_t I2C_AnalogFilter; /*!< Enables or disables analog noise filter. + This parameter can be a value of @ref I2C_Analog_Filter*/ + + uint32_t I2C_DigitalFilter; /*!< Configures the digital noise filter. + This parameter can be a number between 0x00 and 0x0F*/ + + uint32_t I2C_Mode; /*!< Specifies the I2C mode. + This parameter can be a value of @ref I2C_mode*/ + + uint32_t I2C_OwnAddress1; /*!< Specifies the device own address 1. + This parameter can be a 7-bit or 10-bit address*/ + + uint32_t I2C_Ack; /*!< Enables or disables the acknowledgement. + This parameter can be a value of @ref I2C_acknowledgement*/ + + uint32_t I2C_AcknowledgedAddress; /*!< Specifies if 7-bit or 10-bit address is acknowledged. + This parameter can be a value of @ref I2C_acknowledged_address*/ +}I2C_InitTypeDef; + +/* Exported constants --------------------------------------------------------*/ + + +/** @defgroup I2C_Exported_Constants + * @{ + */ + +#define IS_I2C_ALL_PERIPH(PERIPH) (((PERIPH) == I2C1) || \ + ((PERIPH) == I2C2)) + +#define IS_I2C_1_PERIPH(PERIPH) ((PERIPH) == I2C1) + +/** @defgroup I2C_Analog_Filter + * @{ + */ + +#define I2C_AnalogFilter_Enable ((uint32_t)0x00000000) +#define I2C_AnalogFilter_Disable I2C_CR1_ANFOFF + +#define IS_I2C_ANALOG_FILTER(FILTER) (((FILTER) == I2C_AnalogFilter_Enable) || \ + ((FILTER) == I2C_AnalogFilter_Disable)) +/** + * @} + */ + +/** @defgroup I2C_Digital_Filter + * @{ + */ + +#define IS_I2C_DIGITAL_FILTER(FILTER) ((FILTER) <= 0x0000000F) +/** + * @} + */ + +/** @defgroup I2C_mode + * @{ + */ + +#define I2C_Mode_I2C ((uint32_t)0x00000000) +#define I2C_Mode_SMBusDevice I2C_CR1_SMBDEN +#define I2C_Mode_SMBusHost I2C_CR1_SMBHEN + +#define IS_I2C_MODE(MODE) (((MODE) == I2C_Mode_I2C) || \ + ((MODE) == I2C_Mode_SMBusDevice) || \ + ((MODE) == I2C_Mode_SMBusHost)) +/** + * @} + */ + +/** @defgroup I2C_acknowledgement + * @{ + */ + +#define I2C_Ack_Enable ((uint32_t)0x00000000) +#define I2C_Ack_Disable I2C_CR2_NACK + +#define IS_I2C_ACK(ACK) (((ACK) == I2C_Ack_Enable) || \ + ((ACK) == I2C_Ack_Disable)) +/** + * @} + */ + +/** @defgroup I2C_acknowledged_address + * @{ + */ + +#define I2C_AcknowledgedAddress_7bit ((uint32_t)0x00000000) +#define I2C_AcknowledgedAddress_10bit I2C_OAR1_OA1MODE + +#define IS_I2C_ACKNOWLEDGE_ADDRESS(ADDRESS) (((ADDRESS) == I2C_AcknowledgedAddress_7bit) || \ + ((ADDRESS) == I2C_AcknowledgedAddress_10bit)) +/** + * @} + */ + +/** @defgroup I2C_own_address1 + * @{ + */ + +#define IS_I2C_OWN_ADDRESS1(ADDRESS1) ((ADDRESS1) <= (uint32_t)0x000003FF) +/** + * @} + */ + +/** @defgroup I2C_transfer_direction + * @{ + */ + +#define I2C_Direction_Transmitter ((uint16_t)0x0000) +#define I2C_Direction_Receiver ((uint16_t)0x0400) + +#define IS_I2C_DIRECTION(DIRECTION) (((DIRECTION) == I2C_Direction_Transmitter) || \ + ((DIRECTION) == I2C_Direction_Receiver)) +/** + * @} + */ + +/** @defgroup I2C_DMA_transfer_requests + * @{ + */ + +#define I2C_DMAReq_Tx I2C_CR1_TXDMAEN +#define I2C_DMAReq_Rx I2C_CR1_RXDMAEN + +#define IS_I2C_DMA_REQ(REQ) ((((REQ) & (uint32_t)0xFFFF3FFF) == 0x00) && ((REQ) != 0x00)) +/** + * @} + */ + +/** @defgroup I2C_slave_address + * @{ + */ + +#define IS_I2C_SLAVE_ADDRESS(ADDRESS) ((ADDRESS) <= (uint16_t)0x03FF) +/** + * @} + */ + + +/** @defgroup I2C_own_address2 + * @{ + */ + +#define IS_I2C_OWN_ADDRESS2(ADDRESS2) ((ADDRESS2) <= (uint16_t)0x00FF) + +/** + * @} + */ + +/** @defgroup I2C_own_address2_mask + * @{ + */ + +#define I2C_OA2_NoMask ((uint8_t)0x00) +#define I2C_OA2_Mask01 ((uint8_t)0x01) +#define I2C_OA2_Mask02 ((uint8_t)0x02) +#define I2C_OA2_Mask03 ((uint8_t)0x03) +#define I2C_OA2_Mask04 ((uint8_t)0x04) +#define I2C_OA2_Mask05 ((uint8_t)0x05) +#define I2C_OA2_Mask06 ((uint8_t)0x06) +#define I2C_OA2_Mask07 ((uint8_t)0x07) + +#define IS_I2C_OWN_ADDRESS2_MASK(MASK) (((MASK) == I2C_OA2_NoMask) || \ + ((MASK) == I2C_OA2_Mask01) || \ + ((MASK) == I2C_OA2_Mask02) || \ + ((MASK) == I2C_OA2_Mask03) || \ + ((MASK) == I2C_OA2_Mask04) || \ + ((MASK) == I2C_OA2_Mask05) || \ + ((MASK) == I2C_OA2_Mask06) || \ + ((MASK) == I2C_OA2_Mask07)) + +/** + * @} + */ + +/** @defgroup I2C_timeout + * @{ + */ + +#define IS_I2C_TIMEOUT(TIMEOUT) ((TIMEOUT) <= (uint16_t)0x0FFF) + +/** + * @} + */ + +/** @defgroup I2C_registers + * @{ + */ + +#define I2C_Register_CR1 ((uint8_t)0x00) +#define I2C_Register_CR2 ((uint8_t)0x04) +#define I2C_Register_OAR1 ((uint8_t)0x08) +#define I2C_Register_OAR2 ((uint8_t)0x0C) +#define I2C_Register_TIMINGR ((uint8_t)0x10) +#define I2C_Register_TIMEOUTR ((uint8_t)0x14) +#define I2C_Register_ISR ((uint8_t)0x18) +#define I2C_Register_ICR ((uint8_t)0x1C) +#define I2C_Register_PECR ((uint8_t)0x20) +#define I2C_Register_RXDR ((uint8_t)0x24) +#define I2C_Register_TXDR ((uint8_t)0x28) + +#define IS_I2C_REGISTER(REGISTER) (((REGISTER) == I2C_Register_CR1) || \ + ((REGISTER) == I2C_Register_CR2) || \ + ((REGISTER) == I2C_Register_OAR1) || \ + ((REGISTER) == I2C_Register_OAR2) || \ + ((REGISTER) == I2C_Register_TIMINGR) || \ + ((REGISTER) == I2C_Register_TIMEOUTR) || \ + ((REGISTER) == I2C_Register_ISR) || \ + ((REGISTER) == I2C_Register_ICR) || \ + ((REGISTER) == I2C_Register_PECR) || \ + ((REGISTER) == I2C_Register_RXDR) || \ + ((REGISTER) == I2C_Register_TXDR)) +/** + * @} + */ + +/** @defgroup I2C_interrupts_definition + * @{ + */ + +#define I2C_IT_ERRI I2C_CR1_ERRIE +#define I2C_IT_TCI I2C_CR1_TCIE +#define I2C_IT_STOPI I2C_CR1_STOPIE +#define I2C_IT_NACKI I2C_CR1_NACKIE +#define I2C_IT_ADDRI I2C_CR1_ADDRIE +#define I2C_IT_RXI I2C_CR1_RXIE +#define I2C_IT_TXI I2C_CR1_TXIE + +#define IS_I2C_CONFIG_IT(IT) ((((IT) & (uint32_t)0xFFFFFF01) == 0x00) && ((IT) != 0x00)) + +/** + * @} + */ + +/** @defgroup I2C_flags_definition + * @{ + */ + +#define I2C_FLAG_TXE I2C_ISR_TXE +#define I2C_FLAG_TXIS I2C_ISR_TXIS +#define I2C_FLAG_RXNE I2C_ISR_RXNE +#define I2C_FLAG_ADDR I2C_ISR_ADDR +#define I2C_FLAG_NACKF I2C_ISR_NACKF +#define I2C_FLAG_STOPF I2C_ISR_STOPF +#define I2C_FLAG_TC I2C_ISR_TC +#define I2C_FLAG_TCR I2C_ISR_TCR +#define I2C_FLAG_BERR I2C_ISR_BERR +#define I2C_FLAG_ARLO I2C_ISR_ARLO +#define I2C_FLAG_OVR I2C_ISR_OVR +#define I2C_FLAG_PECERR I2C_ISR_PECERR +#define I2C_FLAG_TIMEOUT I2C_ISR_TIMEOUT +#define I2C_FLAG_ALERT I2C_ISR_ALERT +#define I2C_FLAG_BUSY I2C_ISR_BUSY + +#define IS_I2C_CLEAR_FLAG(FLAG) ((((FLAG) & (uint32_t)0xFFFF4000) == 0x00) && ((FLAG) != 0x00)) + +#define IS_I2C_GET_FLAG(FLAG) (((FLAG) == I2C_FLAG_TXE) || ((FLAG) == I2C_FLAG_TXIS) || \ + ((FLAG) == I2C_FLAG_RXNE) || ((FLAG) == I2C_FLAG_ADDR) || \ + ((FLAG) == I2C_FLAG_NACKF) || ((FLAG) == I2C_FLAG_STOPF) || \ + ((FLAG) == I2C_FLAG_TC) || ((FLAG) == I2C_FLAG_TCR) || \ + ((FLAG) == I2C_FLAG_BERR) || ((FLAG) == I2C_FLAG_ARLO) || \ + ((FLAG) == I2C_FLAG_OVR) || ((FLAG) == I2C_FLAG_PECERR) || \ + ((FLAG) == I2C_FLAG_TIMEOUT) || ((FLAG) == I2C_FLAG_ALERT) || \ + ((FLAG) == I2C_FLAG_BUSY)) + +/** + * @} + */ + + +/** @defgroup I2C_interrupts_definition + * @{ + */ + +#define I2C_IT_TXIS I2C_ISR_TXIS +#define I2C_IT_RXNE I2C_ISR_RXNE +#define I2C_IT_ADDR I2C_ISR_ADDR +#define I2C_IT_NACKF I2C_ISR_NACKF +#define I2C_IT_STOPF I2C_ISR_STOPF +#define I2C_IT_TC I2C_ISR_TC +#define I2C_IT_TCR I2C_ISR_TCR +#define I2C_IT_BERR I2C_ISR_BERR +#define I2C_IT_ARLO I2C_ISR_ARLO +#define I2C_IT_OVR I2C_ISR_OVR +#define I2C_IT_PECERR I2C_ISR_PECERR +#define I2C_IT_TIMEOUT I2C_ISR_TIMEOUT +#define I2C_IT_ALERT I2C_ISR_ALERT + +#define IS_I2C_CLEAR_IT(IT) ((((IT) & (uint32_t)0xFFFFC001) == 0x00) && ((IT) != 0x00)) + +#define IS_I2C_GET_IT(IT) (((IT) == I2C_IT_TXIS) || ((IT) == I2C_IT_RXNE) || \ + ((IT) == I2C_IT_ADDR) || ((IT) == I2C_IT_NACKF) || \ + ((IT) == I2C_IT_STOPF) || ((IT) == I2C_IT_TC) || \ + ((IT) == I2C_IT_TCR) || ((IT) == I2C_IT_BERR) || \ + ((IT) == I2C_IT_ARLO) || ((IT) == I2C_IT_OVR) || \ + ((IT) == I2C_IT_PECERR) || ((IT) == I2C_IT_TIMEOUT) || \ + ((IT) == I2C_IT_ALERT)) + + +/** + * @} + */ + +/** @defgroup I2C_ReloadEndMode_definition + * @{ + */ + +#define I2C_Reload_Mode I2C_CR2_RELOAD +#define I2C_AutoEnd_Mode I2C_CR2_AUTOEND +#define I2C_SoftEnd_Mode ((uint32_t)0x00000000) + + +#define IS_RELOAD_END_MODE(MODE) (((MODE) == I2C_Reload_Mode) || \ + ((MODE) == I2C_AutoEnd_Mode) || \ + ((MODE) == I2C_SoftEnd_Mode)) + + +/** + * @} + */ + +/** @defgroup I2C_StartStopMode_definition + * @{ + */ + +#define I2C_No_StartStop ((uint32_t)0x00000000) +#define I2C_Generate_Stop I2C_CR2_STOP +#define I2C_Generate_Start_Read (uint32_t)(I2C_CR2_START | I2C_CR2_RD_WRN) +#define I2C_Generate_Start_Write I2C_CR2_START + + +#define IS_START_STOP_MODE(MODE) (((MODE) == I2C_Generate_Stop) || \ + ((MODE) == I2C_Generate_Start_Read) || \ + ((MODE) == I2C_Generate_Start_Write) || \ + ((MODE) == I2C_No_StartStop)) + + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ + + +/* Initialization and Configuration functions *********************************/ +void I2C_DeInit(I2C_TypeDef* I2Cx); +void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct); +void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct); +void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState); +void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx); +void I2C_ITConfig(I2C_TypeDef* I2Cx, uint32_t I2C_IT, FunctionalState NewState); +void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); +void I2C_StopModeCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); /*!< not applicable for STM32F030 devices */ +void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); +void I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, uint16_t Address, uint8_t Mask); +void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); +void I2C_SlaveByteControlCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); +void I2C_SlaveAddressConfig(I2C_TypeDef* I2Cx, uint16_t Address); +void I2C_10BitAddressingModeCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); + +/* Communications handling functions ******************************************/ +void I2C_AutoEndCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); +void I2C_ReloadCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); +void I2C_NumberOfBytesConfig(I2C_TypeDef* I2Cx, uint8_t Number_Bytes); +void I2C_MasterRequestConfig(I2C_TypeDef* I2Cx, uint16_t I2C_Direction); +void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState); +void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState); +void I2C_10BitAddressHeaderCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); +void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState); +uint8_t I2C_GetAddressMatched(I2C_TypeDef* I2Cx); +uint16_t I2C_GetTransferDirection(I2C_TypeDef* I2Cx); +void I2C_TransferHandling(I2C_TypeDef* I2Cx, uint16_t Address, uint8_t Number_Bytes, uint32_t ReloadEndMode, uint32_t StartStopMode); + +/* SMBUS management functions ************************************************/ +void I2C_SMBusAlertCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); +void I2C_ClockTimeoutCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); +void I2C_ExtendedClockTimeoutCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); +void I2C_IdleClockTimeoutCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); +void I2C_TimeoutAConfig(I2C_TypeDef* I2Cx, uint16_t Timeout); +void I2C_TimeoutBConfig(I2C_TypeDef* I2Cx, uint16_t Timeout); +void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState); +void I2C_PECRequestCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); +uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx); + +/* I2C registers management functions *****************************************/ +uint32_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register); + +/* Data transfers management functions ****************************************/ +void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data); +uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx); + +/* DMA transfers management functions *****************************************/ +void I2C_DMACmd(I2C_TypeDef* I2Cx, uint32_t I2C_DMAReq, FunctionalState NewState); + +/* Interrupts and flags management functions **********************************/ +FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG); +void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG); +ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT); +void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT); + + +#ifdef __cplusplus +} +#endif + +#endif /*__STM32F0XX_I2C_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/include/stm32f0-stdperiph/stm32f0xx_iwdg.h b/system/include/stm32f0-stdperiph/stm32f0xx_iwdg.h new file mode 100644 index 0000000..1f2eece --- /dev/null +++ b/system/include/stm32f0-stdperiph/stm32f0xx_iwdg.h @@ -0,0 +1,140 @@ +/** + ****************************************************************************** + * @file stm32f0xx_iwdg.h + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file contains all the functions prototypes for the IWDG + * firmware library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F0XX_IWDG_H +#define __STM32F0XX_IWDG_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup IWDG + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup IWDG_Exported_Constants + * @{ + */ + +/** @defgroup IWDG_WriteAccess + * @{ + */ + +#define IWDG_WriteAccess_Enable ((uint16_t)0x5555) +#define IWDG_WriteAccess_Disable ((uint16_t)0x0000) +#define IS_IWDG_WRITE_ACCESS(ACCESS) (((ACCESS) == IWDG_WriteAccess_Enable) || \ + ((ACCESS) == IWDG_WriteAccess_Disable)) +/** + * @} + */ + +/** @defgroup IWDG_prescaler + * @{ + */ + +#define IWDG_Prescaler_4 ((uint8_t)0x00) +#define IWDG_Prescaler_8 ((uint8_t)0x01) +#define IWDG_Prescaler_16 ((uint8_t)0x02) +#define IWDG_Prescaler_32 ((uint8_t)0x03) +#define IWDG_Prescaler_64 ((uint8_t)0x04) +#define IWDG_Prescaler_128 ((uint8_t)0x05) +#define IWDG_Prescaler_256 ((uint8_t)0x06) +#define IS_IWDG_PRESCALER(PRESCALER) (((PRESCALER) == IWDG_Prescaler_4) || \ + ((PRESCALER) == IWDG_Prescaler_8) || \ + ((PRESCALER) == IWDG_Prescaler_16) || \ + ((PRESCALER) == IWDG_Prescaler_32) || \ + ((PRESCALER) == IWDG_Prescaler_64) || \ + ((PRESCALER) == IWDG_Prescaler_128)|| \ + ((PRESCALER) == IWDG_Prescaler_256)) +/** + * @} + */ + +/** @defgroup IWDG_Flag + * @{ + */ + +#define IWDG_FLAG_PVU IWDG_SR_PVU +#define IWDG_FLAG_RVU IWDG_SR_RVU +#define IWDG_FLAG_WVU IWDG_SR_WVU +#define IS_IWDG_FLAG(FLAG) (((FLAG) == IWDG_FLAG_PVU) || ((FLAG) == IWDG_FLAG_RVU) || \ + ((FLAG) == IWDG_FLAG_WVU)) + +#define IS_IWDG_RELOAD(RELOAD) ((RELOAD) <= 0xFFF) + +#define IS_IWDG_WINDOW_VALUE(VALUE) ((VALUE) <= 0xFFF) +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ + +/* Prescaler and Counter configuration functions ******************************/ +void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess); +void IWDG_SetPrescaler(uint8_t IWDG_Prescaler); +void IWDG_SetReload(uint16_t Reload); +void IWDG_ReloadCounter(void); +void IWDG_SetWindowValue(uint16_t WindowValue); + +/* IWDG activation function ***************************************************/ +void IWDG_Enable(void); + +/* Flag management function ***************************************************/ +FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG); + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32F0XX_IWDG_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/include/stm32f0-stdperiph/stm32f0xx_misc.h b/system/include/stm32f0-stdperiph/stm32f0xx_misc.h new file mode 100644 index 0000000..3811f0f --- /dev/null +++ b/system/include/stm32f0-stdperiph/stm32f0xx_misc.h @@ -0,0 +1,143 @@ +/** + ****************************************************************************** + * @file stm32f0xx_misc.h + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file contains all the functions prototypes for the miscellaneous + * firmware library functions (add-on to CMSIS functions). + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F0XX_MISC_H +#define __STM32F0XX_MISC_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup MISC + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief NVIC Init Structure definition + */ + +typedef struct +{ + uint8_t NVIC_IRQChannel; /*!< Specifies the IRQ channel to be enabled or disabled. + This parameter can be a value of @ref IRQn_Type + (For the complete STM32 Devices IRQ Channels list, + please refer to stm32f0xx.h file) */ + + uint8_t NVIC_IRQChannelPriority; /*!< Specifies the priority level for the IRQ channel specified + in NVIC_IRQChannel. This parameter can be a value + between 0 and 3. */ + + FunctionalState NVIC_IRQChannelCmd; /*!< Specifies whether the IRQ channel defined in NVIC_IRQChannel + will be enabled or disabled. + This parameter can be set either to ENABLE or DISABLE */ +} NVIC_InitTypeDef; + +/** + * +@verbatim + +@endverbatim +*/ + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup MISC_Exported_Constants + * @{ + */ + +/** @defgroup MISC_System_Low_Power + * @{ + */ + +#define NVIC_LP_SEVONPEND ((uint8_t)0x10) +#define NVIC_LP_SLEEPDEEP ((uint8_t)0x04) +#define NVIC_LP_SLEEPONEXIT ((uint8_t)0x02) +#define IS_NVIC_LP(LP) (((LP) == NVIC_LP_SEVONPEND) || \ + ((LP) == NVIC_LP_SLEEPDEEP) || \ + ((LP) == NVIC_LP_SLEEPONEXIT)) +/** + * @} + */ + +/** @defgroup MISC_Preemption_Priority_Group + * @{ + */ +#define IS_NVIC_PRIORITY(PRIORITY) ((PRIORITY) < 0x04) + +/** + * @} + */ + +/** @defgroup MISC_SysTick_clock_source + * @{ + */ + +#define SysTick_CLKSource_HCLK_Div8 ((uint32_t)0xFFFFFFFB) +#define SysTick_CLKSource_HCLK ((uint32_t)0x00000004) +#define IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SysTick_CLKSource_HCLK) || \ + ((SOURCE) == SysTick_CLKSource_HCLK_Div8)) +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ + +void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct); +void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState); +void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource); + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32F0XX_MISC_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/include/stm32f0-stdperiph/stm32f0xx_pwr.h b/system/include/stm32f0-stdperiph/stm32f0xx_pwr.h new file mode 100644 index 0000000..378e07e --- /dev/null +++ b/system/include/stm32f0-stdperiph/stm32f0xx_pwr.h @@ -0,0 +1,197 @@ +/** + ****************************************************************************** + * @file stm32f0xx_pwr.h + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file contains all the functions prototypes for the PWR firmware + * library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F0XX_PWR_H +#define __STM32F0XX_PWR_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup PWR + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup PWR_Exported_Constants + * @{ + */ + +/** @defgroup PWR_PVD_detection_level + * @brief This parameters are only applicable for STM32F051 and STM32F072 devices + * @{ + */ + +#define PWR_PVDLevel_0 PWR_CR_PLS_LEV0 +#define PWR_PVDLevel_1 PWR_CR_PLS_LEV1 +#define PWR_PVDLevel_2 PWR_CR_PLS_LEV2 +#define PWR_PVDLevel_3 PWR_CR_PLS_LEV3 +#define PWR_PVDLevel_4 PWR_CR_PLS_LEV4 +#define PWR_PVDLevel_5 PWR_CR_PLS_LEV5 +#define PWR_PVDLevel_6 PWR_CR_PLS_LEV6 +#define PWR_PVDLevel_7 PWR_CR_PLS_LEV7 + +#define IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) == PWR_PVDLevel_0) || ((LEVEL) == PWR_PVDLevel_1)|| \ + ((LEVEL) == PWR_PVDLevel_2) || ((LEVEL) == PWR_PVDLevel_3)|| \ + ((LEVEL) == PWR_PVDLevel_4) || ((LEVEL) == PWR_PVDLevel_5)|| \ + ((LEVEL) == PWR_PVDLevel_6) || ((LEVEL) == PWR_PVDLevel_7)) +/** + * @} + */ + +/** @defgroup PWR_WakeUp_Pins + * @{ + */ + +#define PWR_WakeUpPin_1 PWR_CSR_EWUP1 +#define PWR_WakeUpPin_2 PWR_CSR_EWUP2 +#define PWR_WakeUpPin_3 PWR_CSR_EWUP3 /*!< only applicable for STM32F072 devices */ +#define PWR_WakeUpPin_4 PWR_CSR_EWUP4 /*!< only applicable for STM32F072 devices */ +#define PWR_WakeUpPin_5 PWR_CSR_EWUP5 /*!< only applicable for STM32F072 devices */ +#define PWR_WakeUpPin_6 PWR_CSR_EWUP6 /*!< only applicable for STM32F072 devices */ +#define PWR_WakeUpPin_7 PWR_CSR_EWUP7 /*!< only applicable for STM32F072 devices */ +#define PWR_WakeUpPin_8 PWR_CSR_EWUP8 /*!< only applicable for STM32F072 devices */ +#define IS_PWR_WAKEUP_PIN(PIN) (((PIN) == PWR_WakeUpPin_1) || ((PIN) == PWR_WakeUpPin_2) || \ + ((PIN) == PWR_WakeUpPin_3) || ((PIN) == PWR_WakeUpPin_4) || \ + ((PIN) == PWR_WakeUpPin_5) || ((PIN) == PWR_WakeUpPin_6) || \ + ((PIN) == PWR_WakeUpPin_7) || ((PIN) == PWR_WakeUpPin_8)) +/** + * @} + */ + + +/** @defgroup PWR_Regulator_state_is_Sleep_STOP_mode + * @{ + */ + +#define PWR_Regulator_ON ((uint32_t)0x00000000) +#define PWR_Regulator_LowPower PWR_CR_LPSDSR +#define IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_Regulator_ON) || \ + ((REGULATOR) == PWR_Regulator_LowPower)) +/** + * @} + */ + +/** @defgroup PWR_SLEEP_mode_entry + * @{ + */ + +#define PWR_SLEEPEntry_WFI ((uint8_t)0x01) +#define PWR_SLEEPEntry_WFE ((uint8_t)0x02) +#define IS_PWR_SLEEP_ENTRY(ENTRY) (((ENTRY) == PWR_SLEEPEntry_WFI) || ((ENTRY) == PWR_SLEEPEntry_WFE)) + +/** + * @} + */ + +/** @defgroup PWR_STOP_mode_entry + * @{ + */ + +#define PWR_STOPEntry_WFI ((uint8_t)0x01) +#define PWR_STOPEntry_WFE ((uint8_t)0x02) +#define PWR_STOPEntry_SLEEPONEXIT ((uint8_t)0x03) +#define IS_PWR_STOP_ENTRY(ENTRY) (((ENTRY) == PWR_STOPEntry_WFI) || ((ENTRY) == PWR_STOPEntry_WFE) ||\ + ((ENTRY) == PWR_STOPEntry_SLEEPONEXIT)) + +/** + * @} + */ + +/** @defgroup PWR_Flag + * @{ + */ + +#define PWR_FLAG_WU PWR_CSR_WUF +#define PWR_FLAG_SB PWR_CSR_SBF +#define PWR_FLAG_PVDO PWR_CSR_PVDO /*!< Not applicable for STM32F030 devices */ +#define PWR_FLAG_VREFINTRDY PWR_CSR_VREFINTRDYF + +#define IS_PWR_GET_FLAG(FLAG) (((FLAG) == PWR_FLAG_WU) || ((FLAG) == PWR_FLAG_SB) || \ + ((FLAG) == PWR_FLAG_PVDO) || ((FLAG) == PWR_FLAG_VREFINTRDY)) + +#define IS_PWR_CLEAR_FLAG(FLAG) (((FLAG) == PWR_FLAG_WU) || ((FLAG) == PWR_FLAG_SB)) +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ + +/* Function used to set the PWR configuration to the default reset state ******/ +void PWR_DeInit(void); + +/* Backup Domain Access function **********************************************/ +void PWR_BackupAccessCmd(FunctionalState NewState); + +/* PVD configuration functions ************************************************/ +void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel); /*!< only applicable for STM32F051 and STM32F072 devices */ +void PWR_PVDCmd(FunctionalState NewState); /*!< only applicable for STM32F051 and STM32F072 devices */ + +/* WakeUp pins configuration functions ****************************************/ +void PWR_WakeUpPinCmd(uint32_t PWR_WakeUpPin, FunctionalState NewState); + +/* Low Power modes configuration functions ************************************/ +void PWR_EnterSleepMode(uint8_t PWR_SLEEPEntry); +void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry); +void PWR_EnterSTANDBYMode(void); + +/* Flags management functions *************************************************/ +FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG); +void PWR_ClearFlag(uint32_t PWR_FLAG); + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32F0XX_PWR_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/include/stm32f0-stdperiph/stm32f0xx_rcc.h b/system/include/stm32f0-stdperiph/stm32f0xx_rcc.h new file mode 100644 index 0000000..380f98d --- /dev/null +++ b/system/include/stm32f0-stdperiph/stm32f0xx_rcc.h @@ -0,0 +1,624 @@ +/** + ****************************************************************************** + * @file stm32f0xx_rcc.h + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file contains all the functions prototypes for the RCC + * firmware library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F0XX_RCC_H +#define __STM32F0XX_RCC_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup RCC + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +typedef struct +{ + uint32_t SYSCLK_Frequency; + uint32_t HCLK_Frequency; + uint32_t PCLK_Frequency; + uint32_t ADCCLK_Frequency; + uint32_t CECCLK_Frequency; + uint32_t I2C1CLK_Frequency; + uint32_t USART1CLK_Frequency; + uint32_t USART2CLK_Frequency; /*!< Only applicable for STM32F072 and STM32F091 devices */ + uint32_t USART3CLK_Frequency; /*!< Only applicable for STM32F091 devices */ + uint32_t USBCLK_Frequency; /*!< Only applicable for STM32F072 devices */ +}RCC_ClocksTypeDef; + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup RCC_Exported_Constants + * @{ + */ + +/** @defgroup RCC_HSE_configuration + * @{ + */ + +#define RCC_HSE_OFF ((uint8_t)0x00) +#define RCC_HSE_ON ((uint8_t)0x01) +#define RCC_HSE_Bypass ((uint8_t)0x05) +#define IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || \ + ((HSE) == RCC_HSE_Bypass)) + +/** + * @} + */ + +/** @defgroup RCC_PLL_Clock_Source + * @{ + */ + +#define RCC_PLLSource_HSI_Div2 RCC_CFGR_PLLSRC_HSI_Div2 +#define RCC_PLLSource_PREDIV1 RCC_CFGR_PLLSRC_HSE_PREDIV /* Old HSEPREDIV1 bit definition, maintained for legacy purpose */ +#define RCC_PLLSource_HSE RCC_CFGR_PLLSRC_HSE_PREDIV /*!< Only applicable for STM32F072 devices */ +#define RCC_PLLSource_HSI48 RCC_CFGR_PLLSRC_HSI48_PREDIV /*!< Only applicable for STM32F072 devices */ +#define RCC_PLLSource_HSI RCC_CFGR_PLLSRC_HSI_PREDIV /*!< Only applicable for STM32F072 devices */ + +#define IS_RCC_PLL_SOURCE(SOURCE) (((SOURCE) == RCC_PLLSource_HSI_Div2) || \ + ((SOURCE) == RCC_PLLSource_HSI48) || \ + ((SOURCE) == RCC_PLLSource_HSI) || \ + ((SOURCE) == RCC_PLLSource_HSE) || \ + ((SOURCE) == RCC_PLLSource_PREDIV1)) +/** + * @} + */ + +/** @defgroup RCC_PLL_Multiplication_Factor + * @{ + */ + +#define RCC_PLLMul_2 RCC_CFGR_PLLMULL2 +#define RCC_PLLMul_3 RCC_CFGR_PLLMULL3 +#define RCC_PLLMul_4 RCC_CFGR_PLLMULL4 +#define RCC_PLLMul_5 RCC_CFGR_PLLMULL5 +#define RCC_PLLMul_6 RCC_CFGR_PLLMULL6 +#define RCC_PLLMul_7 RCC_CFGR_PLLMULL7 +#define RCC_PLLMul_8 RCC_CFGR_PLLMULL8 +#define RCC_PLLMul_9 RCC_CFGR_PLLMULL9 +#define RCC_PLLMul_10 RCC_CFGR_PLLMULL10 +#define RCC_PLLMul_11 RCC_CFGR_PLLMULL11 +#define RCC_PLLMul_12 RCC_CFGR_PLLMULL12 +#define RCC_PLLMul_13 RCC_CFGR_PLLMULL13 +#define RCC_PLLMul_14 RCC_CFGR_PLLMULL14 +#define RCC_PLLMul_15 RCC_CFGR_PLLMULL15 +#define RCC_PLLMul_16 RCC_CFGR_PLLMULL16 +#define IS_RCC_PLL_MUL(MUL) (((MUL) == RCC_PLLMul_2) || ((MUL) == RCC_PLLMul_3) || \ + ((MUL) == RCC_PLLMul_4) || ((MUL) == RCC_PLLMul_5) || \ + ((MUL) == RCC_PLLMul_6) || ((MUL) == RCC_PLLMul_7) || \ + ((MUL) == RCC_PLLMul_8) || ((MUL) == RCC_PLLMul_9) || \ + ((MUL) == RCC_PLLMul_10) || ((MUL) == RCC_PLLMul_11) || \ + ((MUL) == RCC_PLLMul_12) || ((MUL) == RCC_PLLMul_13) || \ + ((MUL) == RCC_PLLMul_14) || ((MUL) == RCC_PLLMul_15) || \ + ((MUL) == RCC_PLLMul_16)) +/** + * @} + */ + +/** @defgroup RCC_PREDIV1_division_factor + * @{ + */ +#define RCC_PREDIV1_Div1 RCC_CFGR2_PREDIV1_DIV1 +#define RCC_PREDIV1_Div2 RCC_CFGR2_PREDIV1_DIV2 +#define RCC_PREDIV1_Div3 RCC_CFGR2_PREDIV1_DIV3 +#define RCC_PREDIV1_Div4 RCC_CFGR2_PREDIV1_DIV4 +#define RCC_PREDIV1_Div5 RCC_CFGR2_PREDIV1_DIV5 +#define RCC_PREDIV1_Div6 RCC_CFGR2_PREDIV1_DIV6 +#define RCC_PREDIV1_Div7 RCC_CFGR2_PREDIV1_DIV7 +#define RCC_PREDIV1_Div8 RCC_CFGR2_PREDIV1_DIV8 +#define RCC_PREDIV1_Div9 RCC_CFGR2_PREDIV1_DIV9 +#define RCC_PREDIV1_Div10 RCC_CFGR2_PREDIV1_DIV10 +#define RCC_PREDIV1_Div11 RCC_CFGR2_PREDIV1_DIV11 +#define RCC_PREDIV1_Div12 RCC_CFGR2_PREDIV1_DIV12 +#define RCC_PREDIV1_Div13 RCC_CFGR2_PREDIV1_DIV13 +#define RCC_PREDIV1_Div14 RCC_CFGR2_PREDIV1_DIV14 +#define RCC_PREDIV1_Div15 RCC_CFGR2_PREDIV1_DIV15 +#define RCC_PREDIV1_Div16 RCC_CFGR2_PREDIV1_DIV16 + +#define IS_RCC_PREDIV1(PREDIV1) (((PREDIV1) == RCC_PREDIV1_Div1) || ((PREDIV1) == RCC_PREDIV1_Div2) || \ + ((PREDIV1) == RCC_PREDIV1_Div3) || ((PREDIV1) == RCC_PREDIV1_Div4) || \ + ((PREDIV1) == RCC_PREDIV1_Div5) || ((PREDIV1) == RCC_PREDIV1_Div6) || \ + ((PREDIV1) == RCC_PREDIV1_Div7) || ((PREDIV1) == RCC_PREDIV1_Div8) || \ + ((PREDIV1) == RCC_PREDIV1_Div9) || ((PREDIV1) == RCC_PREDIV1_Div10) || \ + ((PREDIV1) == RCC_PREDIV1_Div11) || ((PREDIV1) == RCC_PREDIV1_Div12) || \ + ((PREDIV1) == RCC_PREDIV1_Div13) || ((PREDIV1) == RCC_PREDIV1_Div14) || \ + ((PREDIV1) == RCC_PREDIV1_Div15) || ((PREDIV1) == RCC_PREDIV1_Div16)) +/** + * @} + */ + +/** @defgroup RCC_System_Clock_Source + * @{ + */ + +#define RCC_SYSCLKSource_HSI RCC_CFGR_SW_HSI +#define RCC_SYSCLKSource_HSE RCC_CFGR_SW_HSE +#define RCC_SYSCLKSource_PLLCLK RCC_CFGR_SW_PLL +#define RCC_SYSCLKSource_HSI48 RCC_CFGR_SW_HSI48 /*!< Only applicable for STM32F072 devices */ + +#define IS_RCC_SYSCLK_SOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSource_HSI) || \ + ((SOURCE) == RCC_SYSCLKSource_HSE) || \ + ((SOURCE) == RCC_SYSCLKSource_HSI48) || \ + ((SOURCE) == RCC_SYSCLKSource_PLLCLK)) +/** + * @} + */ + +/** @defgroup RCC_AHB_Clock_Source + * @{ + */ + +#define RCC_SYSCLK_Div1 RCC_CFGR_HPRE_DIV1 +#define RCC_SYSCLK_Div2 RCC_CFGR_HPRE_DIV2 +#define RCC_SYSCLK_Div4 RCC_CFGR_HPRE_DIV4 +#define RCC_SYSCLK_Div8 RCC_CFGR_HPRE_DIV8 +#define RCC_SYSCLK_Div16 RCC_CFGR_HPRE_DIV16 +#define RCC_SYSCLK_Div64 RCC_CFGR_HPRE_DIV64 +#define RCC_SYSCLK_Div128 RCC_CFGR_HPRE_DIV128 +#define RCC_SYSCLK_Div256 RCC_CFGR_HPRE_DIV256 +#define RCC_SYSCLK_Div512 RCC_CFGR_HPRE_DIV512 +#define IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_Div1) || ((HCLK) == RCC_SYSCLK_Div2) || \ + ((HCLK) == RCC_SYSCLK_Div4) || ((HCLK) == RCC_SYSCLK_Div8) || \ + ((HCLK) == RCC_SYSCLK_Div16) || ((HCLK) == RCC_SYSCLK_Div64) || \ + ((HCLK) == RCC_SYSCLK_Div128) || ((HCLK) == RCC_SYSCLK_Div256) || \ + ((HCLK) == RCC_SYSCLK_Div512)) +/** + * @} + */ + +/** @defgroup RCC_APB_Clock_Source + * @{ + */ + +#define RCC_HCLK_Div1 RCC_CFGR_PPRE_DIV1 +#define RCC_HCLK_Div2 RCC_CFGR_PPRE_DIV2 +#define RCC_HCLK_Div4 RCC_CFGR_PPRE_DIV4 +#define RCC_HCLK_Div8 RCC_CFGR_PPRE_DIV8 +#define RCC_HCLK_Div16 RCC_CFGR_PPRE_DIV16 +#define IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_Div1) || ((PCLK) == RCC_HCLK_Div2) || \ + ((PCLK) == RCC_HCLK_Div4) || ((PCLK) == RCC_HCLK_Div8) || \ + ((PCLK) == RCC_HCLK_Div16)) +/** + * @} + */ + +/** @defgroup RCC_ADC_clock_source + * @{ + */ +/* These defines are obsolete and kept for legacy purpose only. +Proper ADC clock selection is done within ADC driver by mean of the ADC_ClockModeConfig() function */ +#define RCC_ADCCLK_HSI14 ((uint32_t)0x00000000) +#define RCC_ADCCLK_PCLK_Div2 ((uint32_t)0x01000000) +#define RCC_ADCCLK_PCLK_Div4 ((uint32_t)0x01004000) + +#define IS_RCC_ADCCLK(ADCCLK) (((ADCCLK) == RCC_ADCCLK_HSI14) || ((ADCCLK) == RCC_ADCCLK_PCLK_Div2) || \ + ((ADCCLK) == RCC_ADCCLK_PCLK_Div4)) + +/** + * @} + */ + +/** @defgroup RCC_CEC_clock_source + * @{ + */ + +#define RCC_CECCLK_HSI_Div244 ((uint32_t)0x00000000) +#define RCC_CECCLK_LSE RCC_CFGR3_CECSW + +#define IS_RCC_CECCLK(CECCLK) (((CECCLK) == RCC_CECCLK_HSI_Div244) || ((CECCLK) == RCC_CECCLK_LSE)) + +/** + * @} + */ + +/** @defgroup RCC_I2C_clock_source + * @{ + */ + +#define RCC_I2C1CLK_HSI ((uint32_t)0x00000000) +#define RCC_I2C1CLK_SYSCLK RCC_CFGR3_I2C1SW + +#define IS_RCC_I2CCLK(I2CCLK) (((I2CCLK) == RCC_I2C1CLK_HSI) || ((I2CCLK) == RCC_I2C1CLK_SYSCLK)) + +/** + * @} + */ + +/** @defgroup RCC_USB_clock_source + * @brief Applicable only for STM32F072 devices + * @{ + */ + +#define RCC_USBCLK_HSI48 ((uint32_t)0x00000000) +#define RCC_USBCLK_PLLCLK RCC_CFGR3_USBSW + +#define IS_RCC_USBCLK(USBCLK) (((USBCLK) == RCC_USBCLK_HSI48) || ((USBCLK) == RCC_USBCLK_PLLCLK)) + +/** + * @} + */ + +/** @defgroup RCC_USART_clock_source + * @{ + */ + +#define RCC_USART1CLK_PCLK ((uint32_t)0x10000000) +#define RCC_USART1CLK_SYSCLK ((uint32_t)0x10000001) +#define RCC_USART1CLK_LSE ((uint32_t)0x10000002) +#define RCC_USART1CLK_HSI ((uint32_t)0x10000003) + +#define RCC_USART2CLK_PCLK ((uint32_t)0x20000000) /*!< Only applicable for STM32F072 and STM32F091 devices */ +#define RCC_USART2CLK_SYSCLK ((uint32_t)0x20010000) /*!< Only applicable for STM32F072 and STM32F091 devices */ +#define RCC_USART2CLK_LSE ((uint32_t)0x20020000) /*!< Only applicable for STM32F072 and STM32F091 devices */ +#define RCC_USART2CLK_HSI ((uint32_t)0x20030000) /*!< Only applicable for STM32F072 and STM32F091 devices */ + +#define RCC_USART3CLK_PCLK ((uint32_t)0x30000000) /*!< Only applicable for STM32F091 devices */ +#define RCC_USART3CLK_SYSCLK ((uint32_t)0x30040000) /*!< Only applicable for STM32F091 devices */ +#define RCC_USART3CLK_LSE ((uint32_t)0x30080000) /*!< Only applicable for STM32F091 devices */ +#define RCC_USART3CLK_HSI ((uint32_t)0x300C0000) /*!< Only applicable for STM32F091 devices */ + + +#define IS_RCC_USARTCLK(USARTCLK) (((USARTCLK) == RCC_USART1CLK_PCLK) || \ + ((USARTCLK) == RCC_USART1CLK_SYSCLK) || \ + ((USARTCLK) == RCC_USART1CLK_LSE) || \ + ((USARTCLK) == RCC_USART1CLK_HSI) || \ + ((USARTCLK) == RCC_USART2CLK_PCLK) || \ + ((USARTCLK) == RCC_USART2CLK_SYSCLK) || \ + ((USARTCLK) == RCC_USART2CLK_LSE) || \ + ((USARTCLK) == RCC_USART2CLK_HSI)|| \ + ((USARTCLK) == RCC_USART3CLK_PCLK) || \ + ((USARTCLK) == RCC_USART3CLK_SYSCLK) || \ + ((USARTCLK) == RCC_USART3CLK_LSE) || \ + ((USARTCLK) == RCC_USART3CLK_HSI)) + +/** + * @} + */ + +/** @defgroup RCC_Interrupt_Source + * @{ + */ + +#define RCC_IT_LSIRDY ((uint8_t)0x01) +#define RCC_IT_LSERDY ((uint8_t)0x02) +#define RCC_IT_HSIRDY ((uint8_t)0x04) +#define RCC_IT_HSERDY ((uint8_t)0x08) +#define RCC_IT_PLLRDY ((uint8_t)0x10) +#define RCC_IT_HSI14RDY ((uint8_t)0x20) +#define RCC_IT_HSI48RDY ((uint8_t)0x40) /*!< Only applicable for STM32F072 devices */ +#define RCC_IT_CSS ((uint8_t)0x80) + +#define IS_RCC_IT(IT) ((((IT) & (uint8_t)0x80) == 0x00) && ((IT) != 0x00)) + +#define IS_RCC_GET_IT(IT) (((IT) == RCC_IT_LSIRDY) || ((IT) == RCC_IT_LSERDY) || \ + ((IT) == RCC_IT_HSIRDY) || ((IT) == RCC_IT_HSERDY) || \ + ((IT) == RCC_IT_PLLRDY) || ((IT) == RCC_IT_HSI14RDY) || \ + ((IT) == RCC_IT_CSS) || ((IT) == RCC_IT_HSI48RDY)) + +#define IS_RCC_CLEAR_IT(IT) ((IT) != 0x00) + +/** + * @} + */ + +/** @defgroup RCC_LSE_Configuration + * @{ + */ + +#define RCC_LSE_OFF ((uint32_t)0x00000000) +#define RCC_LSE_ON RCC_BDCR_LSEON +#define RCC_LSE_Bypass ((uint32_t)(RCC_BDCR_LSEON | RCC_BDCR_LSEBYP)) +#define IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || \ + ((LSE) == RCC_LSE_Bypass)) +/** + * @} + */ + +/** @defgroup RCC_RTC_Clock_Source + * @{ + */ + +#define RCC_RTCCLKSource_LSE RCC_BDCR_RTCSEL_LSE +#define RCC_RTCCLKSource_LSI RCC_BDCR_RTCSEL_LSI +#define RCC_RTCCLKSource_HSE_Div32 RCC_BDCR_RTCSEL_HSE + +#define IS_RCC_RTCCLK_SOURCE(SOURCE) (((SOURCE) == RCC_RTCCLKSource_LSE) || \ + ((SOURCE) == RCC_RTCCLKSource_LSI) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div32)) +/** + * @} + */ + +/** @defgroup RCC_LSE_Drive_Configuration + * @{ + */ + +#define RCC_LSEDrive_Low ((uint32_t)0x00000000) +#define RCC_LSEDrive_MediumLow RCC_BDCR_LSEDRV_0 +#define RCC_LSEDrive_MediumHigh RCC_BDCR_LSEDRV_1 +#define RCC_LSEDrive_High RCC_BDCR_LSEDRV +#define IS_RCC_LSE_DRIVE(DRIVE) (((DRIVE) == RCC_LSEDrive_Low) || ((DRIVE) == RCC_LSEDrive_MediumLow) || \ + ((DRIVE) == RCC_LSEDrive_MediumHigh) || ((DRIVE) == RCC_LSEDrive_High)) +/** + * @} + */ + +/** @defgroup RCC_AHB_Peripherals + * @{ + */ + +#define RCC_AHBPeriph_GPIOA RCC_AHBENR_GPIOAEN +#define RCC_AHBPeriph_GPIOB RCC_AHBENR_GPIOBEN +#define RCC_AHBPeriph_GPIOC RCC_AHBENR_GPIOCEN +#define RCC_AHBPeriph_GPIOD RCC_AHBENR_GPIODEN +#define RCC_AHBPeriph_GPIOE RCC_AHBENR_GPIOEEN /*!< Only applicable for STM32F072 and STM32F091 devices */ +#define RCC_AHBPeriph_GPIOF RCC_AHBENR_GPIOFEN +#define RCC_AHBPeriph_TS RCC_AHBENR_TSEN +#define RCC_AHBPeriph_CRC RCC_AHBENR_CRCEN +#define RCC_AHBPeriph_FLITF RCC_AHBENR_FLITFEN +#define RCC_AHBPeriph_SRAM RCC_AHBENR_SRAMEN +#define RCC_AHBPeriph_DMA1 RCC_AHBENR_DMA1EN +#define RCC_AHBPeriph_DMA2 RCC_AHBENR_DMA2EN + +#define IS_RCC_AHB_PERIPH(PERIPH) ((((PERIPH) & 0xFE81FFA8) == 0x00) && ((PERIPH) != 0x00)) +#define IS_RCC_AHB_RST_PERIPH(PERIPH) ((((PERIPH) & 0xFE81FFA8) == 0x00) && ((PERIPH) != 0x00)) + +/** + * @} + */ + +/** @defgroup RCC_APB2_Peripherals + * @{ + */ + +#define RCC_APB2Periph_SYSCFG RCC_APB2ENR_SYSCFGEN +#define RCC_APB2Periph_USART6 RCC_APB2ENR_USART6EN +#define RCC_APB2Periph_USART7 RCC_APB2ENR_USART7EN +#define RCC_APB2Periph_USART8 RCC_APB2ENR_USART8EN +#define RCC_APB2Periph_ADC1 RCC_APB2ENR_ADC1EN +#define RCC_APB2Periph_TIM1 RCC_APB2ENR_TIM1EN +#define RCC_APB2Periph_SPI1 RCC_APB2ENR_SPI1EN +#define RCC_APB2Periph_USART1 RCC_APB2ENR_USART1EN +#define RCC_APB2Periph_TIM15 RCC_APB2ENR_TIM15EN +#define RCC_APB2Periph_TIM16 RCC_APB2ENR_TIM16EN +#define RCC_APB2Periph_TIM17 RCC_APB2ENR_TIM17EN +#define RCC_APB2Periph_DBGMCU RCC_APB2ENR_DBGMCUEN + +#define IS_RCC_APB2_PERIPH(PERIPH) ((((PERIPH) & 0xFFB8A51E) == 0x00) && ((PERIPH) != 0x00)) + +/** + * @} + */ + +/** @defgroup RCC_APB1_Peripherals + * @{ + */ + +#define RCC_APB1Periph_TIM2 RCC_APB1ENR_TIM2EN /*!< Only applicable for STM32F051, STM32F072 and STM32F091 devices */ +#define RCC_APB1Periph_TIM3 RCC_APB1ENR_TIM3EN +#define RCC_APB1Periph_TIM6 RCC_APB1ENR_TIM6EN +#define RCC_APB1Periph_TIM7 RCC_APB1ENR_TIM7EN /*!< Only applicable for STM32F072 devices */ +#define RCC_APB1Periph_TIM14 RCC_APB1ENR_TIM14EN +#define RCC_APB1Periph_WWDG RCC_APB1ENR_WWDGEN +#define RCC_APB1Periph_SPI2 RCC_APB1ENR_SPI2EN +#define RCC_APB1Periph_USART2 RCC_APB1ENR_USART2EN +#define RCC_APB1Periph_USART3 RCC_APB1ENR_USART3EN /*!< Only applicable for STM32F072 and STM32F091 devices */ +#define RCC_APB1Periph_USART4 RCC_APB1ENR_USART4EN /*!< Only applicable for STM32F072 and STM32F091 devices */ +#define RCC_APB1Periph_USART5 RCC_APB1ENR_USART5EN /*!< Only applicable for STM32F091 devices */ +#define RCC_APB1Periph_I2C1 RCC_APB1ENR_I2C1EN +#define RCC_APB1Periph_I2C2 RCC_APB1ENR_I2C2EN +#define RCC_APB1Periph_USB RCC_APB1ENR_USBEN /*!< Only applicable for STM32F072 and STM32F042 devices */ +#define RCC_APB1Periph_CAN RCC_APB1ENR_CANEN /*!< Only applicable for STM32F072, STM32F042 and STM32F091 devices */ +#define RCC_APB1Periph_CRS RCC_APB1ENR_CRSEN /*!< Only applicable for STM32F072, STM32F042 and STM32F091 devices */ +#define RCC_APB1Periph_PWR RCC_APB1ENR_PWREN +#define RCC_APB1Periph_DAC RCC_APB1ENR_DACEN /*!< Only applicable for STM32F051, STM32F072 and STM32F091 devices */ +#define RCC_APB1Periph_CEC RCC_APB1ENR_CECEN /*!< Only applicable for STM32F051, STM32F042, STM32F072 and STM32F091 devices */ + +#define IS_RCC_APB1_PERIPH(PERIPH) ((((PERIPH) & 0x8581B6CC) == 0x00) && ((PERIPH) != 0x00)) +/** + * @} + */ + +/** @defgroup RCC_MCO_Clock_Source + * @{ + */ + +#define RCC_MCOSource_NoClock ((uint8_t)0x00) +#define RCC_MCOSource_HSI14 ((uint8_t)0x01) +#define RCC_MCOSource_LSI ((uint8_t)0x02) +#define RCC_MCOSource_LSE ((uint8_t)0x03) +#define RCC_MCOSource_SYSCLK ((uint8_t)0x04) +#define RCC_MCOSource_HSI ((uint8_t)0x05) +#define RCC_MCOSource_HSE ((uint8_t)0x06) +#define RCC_MCOSource_PLLCLK_Div2 ((uint8_t)0x07) +#define RCC_MCOSource_HSI48 ((uint8_t)0x08) /*!< Only applicable for STM32F072 devices */ +#define RCC_MCOSource_PLLCLK ((uint8_t)0x87) + +#define IS_RCC_MCO_SOURCE(SOURCE) (((SOURCE) == RCC_MCOSource_NoClock) || ((SOURCE) == RCC_MCOSource_HSI14) || \ + ((SOURCE) == RCC_MCOSource_SYSCLK) || ((SOURCE) == RCC_MCOSource_HSI) || \ + ((SOURCE) == RCC_MCOSource_HSE) || ((SOURCE) == RCC_MCOSource_PLLCLK_Div2)|| \ + ((SOURCE) == RCC_MCOSource_LSI) || ((SOURCE) == RCC_MCOSource_HSI48) || \ + ((SOURCE) == RCC_MCOSource_PLLCLK) || ((SOURCE) == RCC_MCOSource_LSE)) +/** + * @} + */ + +/** @defgroup RCC_MCOPrescaler + * @{ + */ +#if !defined (STM32F051) +#define RCC_MCOPrescaler_1 RCC_CFGR_MCO_PRE_1 +#define RCC_MCOPrescaler_2 RCC_CFGR_MCO_PRE_2 +#define RCC_MCOPrescaler_4 RCC_CFGR_MCO_PRE_4 +#define RCC_MCOPrescaler_8 RCC_CFGR_MCO_PRE_8 +#define RCC_MCOPrescaler_16 RCC_CFGR_MCO_PRE_16 +#define RCC_MCOPrescaler_32 RCC_CFGR_MCO_PRE_32 +#define RCC_MCOPrescaler_64 RCC_CFGR_MCO_PRE_64 +#define RCC_MCOPrescaler_128 RCC_CFGR_MCO_PRE_128 + +#define IS_RCC_MCO_PRESCALER(PRESCALER) (((PRESCALER) == RCC_MCOPrescaler_1) || \ + ((PRESCALER) == RCC_MCOPrescaler_2) || \ + ((PRESCALER) == RCC_MCOPrescaler_4) || \ + ((PRESCALER) == RCC_MCOPrescaler_8) || \ + ((PRESCALER) == RCC_MCOPrescaler_16) || \ + ((PRESCALER) == RCC_MCOPrescaler_32) || \ + ((PRESCALER) == RCC_MCOPrescaler_64) || \ + ((PRESCALER) == RCC_MCOPrescaler_128)) +#endif /* STM32F051 */ +/** + * @} + */ + +/** @defgroup RCC_Flag + * @{ + */ +#define RCC_FLAG_HSIRDY ((uint8_t)0x01) +#define RCC_FLAG_HSERDY ((uint8_t)0x11) +#define RCC_FLAG_PLLRDY ((uint8_t)0x19) +#define RCC_FLAG_LSERDY ((uint8_t)0x21) +#define RCC_FLAG_LSIRDY ((uint8_t)0x41) +#define RCC_FLAG_V18PWRRSTF ((uint8_t)0x57) +#define RCC_FLAG_OBLRST ((uint8_t)0x59) +#define RCC_FLAG_PINRST ((uint8_t)0x5A) +#define RCC_FLAG_PORRST ((uint8_t)0x5B) +#define RCC_FLAG_SFTRST ((uint8_t)0x5C) +#define RCC_FLAG_IWDGRST ((uint8_t)0x5D) +#define RCC_FLAG_WWDGRST ((uint8_t)0x5E) +#define RCC_FLAG_LPWRRST ((uint8_t)0x5F) +#define RCC_FLAG_HSI14RDY ((uint8_t)0x61) +#define RCC_FLAG_HSI48RDY ((uint8_t)0x71) /*!< Only applicable for STM32F072 devices */ + +#define IS_RCC_FLAG(FLAG) (((FLAG) == RCC_FLAG_HSIRDY) || ((FLAG) == RCC_FLAG_HSERDY) || \ + ((FLAG) == RCC_FLAG_PLLRDY) || ((FLAG) == RCC_FLAG_LSERDY) || \ + ((FLAG) == RCC_FLAG_LSIRDY) || ((FLAG) == RCC_FLAG_OBLRST) || \ + ((FLAG) == RCC_FLAG_PINRST) || ((FLAG) == RCC_FLAG_PORRST) || \ + ((FLAG) == RCC_FLAG_SFTRST) || ((FLAG) == RCC_FLAG_IWDGRST) || \ + ((FLAG) == RCC_FLAG_WWDGRST) || ((FLAG) == RCC_FLAG_LPWRRST) || \ + ((FLAG) == RCC_FLAG_HSI14RDY)|| ((FLAG) == RCC_FLAG_HSI48RDY)|| \ + ((FLAG) == RCC_FLAG_V18PWRRSTF)) + +#define IS_RCC_HSI_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x1F) +#define IS_RCC_HSI14_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x1F) + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ + +/* Function used to set the RCC clock configuration to the default reset state */ +void RCC_DeInit(void); + +/* Internal/external clocks, PLL, CSS and MCO configuration functions *********/ +void RCC_HSEConfig(uint8_t RCC_HSE); +ErrorStatus RCC_WaitForHSEStartUp(void); +void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue); +void RCC_HSICmd(FunctionalState NewState); +void RCC_AdjustHSI14CalibrationValue(uint8_t HSI14CalibrationValue); +void RCC_HSI14Cmd(FunctionalState NewState); +void RCC_HSI14ADCRequestCmd(FunctionalState NewState); +void RCC_LSEConfig(uint32_t RCC_LSE); +void RCC_LSEDriveConfig(uint32_t RCC_LSEDrive); +void RCC_LSICmd(FunctionalState NewState); +void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul); +void RCC_PLLCmd(FunctionalState NewState); +void RCC_HSI48Cmd(FunctionalState NewState); /*!< Only applicable for STM32F072 devices */ +uint32_t RCC_GetHSI48CalibrationValue(void); /*!< Only applicable for STM32F072 devices */ +void RCC_PREDIV1Config(uint32_t RCC_PREDIV1_Div); +void RCC_ClockSecuritySystemCmd(FunctionalState NewState); +#ifdef STM32F051 +void RCC_MCOConfig(uint8_t RCC_MCOSource); +#else +void RCC_MCOConfig(uint8_t RCC_MCOSource,uint32_t RCC_MCOPrescaler); +#endif /* STM32F051 */ + +/* System, AHB and APB busses clocks configuration functions ******************/ +void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource); +uint8_t RCC_GetSYSCLKSource(void); +void RCC_HCLKConfig(uint32_t RCC_SYSCLK); +void RCC_PCLKConfig(uint32_t RCC_HCLK); +void RCC_ADCCLKConfig(uint32_t RCC_ADCCLK); /* This function is obsolete. + For proper ADC clock selection, refer to + ADC_ClockModeConfig() in the ADC driver */ +void RCC_CECCLKConfig(uint32_t RCC_CECCLK); +void RCC_I2CCLKConfig(uint32_t RCC_I2CCLK); +void RCC_USARTCLKConfig(uint32_t RCC_USARTCLK); +void RCC_USBCLKConfig(uint32_t RCC_USBCLK); /*!< Only applicable for STM32F042 and STM32F072 devices */ +void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks); + +/* Peripheral clocks configuration functions **********************************/ +void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource); +void RCC_RTCCLKCmd(FunctionalState NewState); +void RCC_BackupResetCmd(FunctionalState NewState); + +void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState); +void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState); +void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState); + +void RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState); +void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState); +void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState); + +/* Interrupts and flags management functions **********************************/ +void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState); +FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG); +void RCC_ClearFlag(void); +ITStatus RCC_GetITStatus(uint8_t RCC_IT); +void RCC_ClearITPendingBit(uint8_t RCC_IT); + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32F0XX_RCC_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/include/stm32f0-stdperiph/stm32f0xx_rtc.h b/system/include/stm32f0-stdperiph/stm32f0xx_rtc.h new file mode 100644 index 0000000..60aa00c --- /dev/null +++ b/system/include/stm32f0-stdperiph/stm32f0xx_rtc.h @@ -0,0 +1,807 @@ +/** + ****************************************************************************** + * @file stm32f0xx_rtc.h + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file contains all the functions prototypes for the RTC firmware + * library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F0XX_RTC_H +#define __STM32F0XX_RTC_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup RTC + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief RTC Init structures definition + */ +typedef struct +{ + uint32_t RTC_HourFormat; /*!< Specifies the RTC Hour Format. + This parameter can be a value of @ref RTC_Hour_Formats */ + + uint32_t RTC_AsynchPrediv; /*!< Specifies the RTC Asynchronous Predivider value. + This parameter must be set to a value lower than 0x7F */ + + uint32_t RTC_SynchPrediv; /*!< Specifies the RTC Synchronous Predivider value. + This parameter must be set to a value lower than 0x1FFF */ +}RTC_InitTypeDef; + +/** + * @brief RTC Time structure definition + */ +typedef struct +{ + uint8_t RTC_Hours; /*!< Specifies the RTC Time Hour. + This parameter must be set to a value in the 0-12 range + if the RTC_HourFormat_12 is selected or 0-23 range if + the RTC_HourFormat_24 is selected. */ + + uint8_t RTC_Minutes; /*!< Specifies the RTC Time Minutes. + This parameter must be set to a value in the 0-59 range. */ + + uint8_t RTC_Seconds; /*!< Specifies the RTC Time Seconds. + This parameter must be set to a value in the 0-59 range. */ + + uint8_t RTC_H12; /*!< Specifies the RTC AM/PM Time. + This parameter can be a value of @ref RTC_AM_PM_Definitions */ +}RTC_TimeTypeDef; + +/** + * @brief RTC Date structure definition + */ +typedef struct +{ + uint8_t RTC_WeekDay; /*!< Specifies the RTC Date WeekDay. + This parameter can be a value of @ref RTC_WeekDay_Definitions */ + + uint8_t RTC_Month; /*!< Specifies the RTC Date Month. + This parameter can be a value of @ref RTC_Month_Date_Definitions */ + + uint8_t RTC_Date; /*!< Specifies the RTC Date. + This parameter must be set to a value in the 1-31 range. */ + + uint8_t RTC_Year; /*!< Specifies the RTC Date Year. + This parameter must be set to a value in the 0-99 range. */ +}RTC_DateTypeDef; + +/** + * @brief RTC Alarm structure definition + */ +typedef struct +{ + RTC_TimeTypeDef RTC_AlarmTime; /*!< Specifies the RTC Alarm Time members. */ + + uint32_t RTC_AlarmMask; /*!< Specifies the RTC Alarm Masks. + This parameter can be a value of @ref RTC_AlarmMask_Definitions */ + + uint32_t RTC_AlarmDateWeekDaySel; /*!< Specifies the RTC Alarm is on Date or WeekDay. + This parameter can be a value of @ref RTC_AlarmDateWeekDay_Definitions */ + + uint8_t RTC_AlarmDateWeekDay; /*!< Specifies the RTC Alarm Date/WeekDay. + This parameter must be set to a value in the 1-31 range + if the Alarm Date is selected. + This parameter can be a value of @ref RTC_WeekDay_Definitions + if the Alarm WeekDay is selected. */ +}RTC_AlarmTypeDef; + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup RTC_Exported_Constants + * @{ + */ + + +/** @defgroup RTC_Hour_Formats + * @{ + */ +#define RTC_HourFormat_24 ((uint32_t)0x00000000) +#define RTC_HourFormat_12 ((uint32_t)0x00000040) +#define IS_RTC_HOUR_FORMAT(FORMAT) (((FORMAT) == RTC_HourFormat_12) || \ + ((FORMAT) == RTC_HourFormat_24)) +/** + * @} + */ + +/** @defgroup RTC_Asynchronous_Predivider + * @{ + */ +#define IS_RTC_ASYNCH_PREDIV(PREDIV) ((PREDIV) <= 0x7F) + +/** + * @} + */ + + +/** @defgroup RTC_Synchronous_Predivider + * @{ + */ +#define IS_RTC_SYNCH_PREDIV(PREDIV) ((PREDIV) <= 0x7FFF) + +/** + * @} + */ + +/** @defgroup RTC_Time_Definitions + * @{ + */ +#define IS_RTC_HOUR12(HOUR) (((HOUR) > 0) && ((HOUR) <= 12)) +#define IS_RTC_HOUR24(HOUR) ((HOUR) <= 23) +#define IS_RTC_MINUTES(MINUTES) ((MINUTES) <= 59) +#define IS_RTC_SECONDS(SECONDS) ((SECONDS) <= 59) + +/** + * @} + */ + +/** @defgroup RTC_AM_PM_Definitions + * @{ + */ +#define RTC_H12_AM ((uint8_t)0x00) +#define RTC_H12_PM ((uint8_t)0x40) +#define IS_RTC_H12(PM) (((PM) == RTC_H12_AM) || ((PM) == RTC_H12_PM)) + +/** + * @} + */ + +/** @defgroup RTC_Year_Date_Definitions + * @{ + */ +#define IS_RTC_YEAR(YEAR) ((YEAR) <= 99) + +/** + * @} + */ + +/** @defgroup RTC_Month_Date_Definitions + * @{ + */ +#define RTC_Month_January ((uint8_t)0x01) +#define RTC_Month_February ((uint8_t)0x02) +#define RTC_Month_March ((uint8_t)0x03) +#define RTC_Month_April ((uint8_t)0x04) +#define RTC_Month_May ((uint8_t)0x05) +#define RTC_Month_June ((uint8_t)0x06) +#define RTC_Month_July ((uint8_t)0x07) +#define RTC_Month_August ((uint8_t)0x08) +#define RTC_Month_September ((uint8_t)0x09) +#define RTC_Month_October ((uint8_t)0x10) +#define RTC_Month_November ((uint8_t)0x11) +#define RTC_Month_December ((uint8_t)0x12) +#define IS_RTC_MONTH(MONTH) (((MONTH) >= 1) && ((MONTH) <= 12)) +#define IS_RTC_DATE(DATE) (((DATE) >= 1) && ((DATE) <= 31)) + +/** + * @} + */ + +/** @defgroup RTC_WeekDay_Definitions + * @{ + */ + +#define RTC_Weekday_Monday ((uint8_t)0x01) +#define RTC_Weekday_Tuesday ((uint8_t)0x02) +#define RTC_Weekday_Wednesday ((uint8_t)0x03) +#define RTC_Weekday_Thursday ((uint8_t)0x04) +#define RTC_Weekday_Friday ((uint8_t)0x05) +#define RTC_Weekday_Saturday ((uint8_t)0x6) +#define RTC_Weekday_Sunday ((uint8_t)0x07) +#define IS_RTC_WEEKDAY(WEEKDAY) (((WEEKDAY) == RTC_Weekday_Monday) || \ + ((WEEKDAY) == RTC_Weekday_Tuesday) || \ + ((WEEKDAY) == RTC_Weekday_Wednesday) || \ + ((WEEKDAY) == RTC_Weekday_Thursday) || \ + ((WEEKDAY) == RTC_Weekday_Friday) || \ + ((WEEKDAY) == RTC_Weekday_Saturday) || \ + ((WEEKDAY) == RTC_Weekday_Sunday)) +/** + * @} + */ + + +/** @defgroup RTC_Alarm_Definitions + * @{ + */ +#define IS_RTC_ALARM_DATE_WEEKDAY_DATE(DATE) (((DATE) > 0) && ((DATE) <= 31)) +#define IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(WEEKDAY) (((WEEKDAY) == RTC_Weekday_Monday) || \ + ((WEEKDAY) == RTC_Weekday_Tuesday) || \ + ((WEEKDAY) == RTC_Weekday_Wednesday) || \ + ((WEEKDAY) == RTC_Weekday_Thursday) || \ + ((WEEKDAY) == RTC_Weekday_Friday) || \ + ((WEEKDAY) == RTC_Weekday_Saturday) || \ + ((WEEKDAY) == RTC_Weekday_Sunday)) + +/** + * @} + */ + + +/** @defgroup RTC_AlarmDateWeekDay_Definitions + * @{ + */ +#define RTC_AlarmDateWeekDaySel_Date ((uint32_t)0x00000000) +#define RTC_AlarmDateWeekDaySel_WeekDay ((uint32_t)0x40000000) + +#define IS_RTC_ALARM_DATE_WEEKDAY_SEL(SEL) (((SEL) == RTC_AlarmDateWeekDaySel_Date) || \ + ((SEL) == RTC_AlarmDateWeekDaySel_WeekDay)) + +/** + * @} + */ + + +/** @defgroup RTC_AlarmMask_Definitions + * @{ + */ +#define RTC_AlarmMask_None ((uint32_t)0x00000000) +#define RTC_AlarmMask_DateWeekDay ((uint32_t)0x80000000) +#define RTC_AlarmMask_Hours ((uint32_t)0x00800000) +#define RTC_AlarmMask_Minutes ((uint32_t)0x00008000) +#define RTC_AlarmMask_Seconds ((uint32_t)0x00000080) +#define RTC_AlarmMask_All ((uint32_t)0x80808080) +#define IS_RTC_ALARM_MASK(MASK) (((MASK) & 0x7F7F7F7F) == (uint32_t)RESET) + +/** + * @} + */ + +/** @defgroup RTC_Alarms_Definitions + * @{ + */ +#define RTC_Alarm_A ((uint32_t)0x00000100) +#define IS_RTC_ALARM(ALARM) ((ALARM) == RTC_Alarm_A) +#define IS_RTC_CMD_ALARM(ALARM) (((ALARM) & (RTC_Alarm_A)) != (uint32_t)RESET) + +/** + * @} + */ + +/** @defgroup RTC_Alarm_Sub_Seconds_Masks Definitions. + * @{ + */ +#define RTC_AlarmSubSecondMask_All ((uint8_t)0x00) /*!< All Alarm SS fields are masked. + There is no comparison on sub seconds + for Alarm */ +#define RTC_AlarmSubSecondMask_SS14_1 ((uint8_t)0x01) /*!< SS[14:1] are don't care in Alarm + comparison. Only SS[0] is compared. */ +#define RTC_AlarmSubSecondMask_SS14_2 ((uint8_t)0x02) /*!< SS[14:2] are don't care in Alarm + comparison. Only SS[1:0] are compared */ +#define RTC_AlarmSubSecondMask_SS14_3 ((uint8_t)0x03) /*!< SS[14:3] are don't care in Alarm + comparison. Only SS[2:0] are compared */ +#define RTC_AlarmSubSecondMask_SS14_4 ((uint8_t)0x04) /*!< SS[14:4] are don't care in Alarm + comparison. Only SS[3:0] are compared */ +#define RTC_AlarmSubSecondMask_SS14_5 ((uint8_t)0x05) /*!< SS[14:5] are don't care in Alarm + comparison. Only SS[4:0] are compared */ +#define RTC_AlarmSubSecondMask_SS14_6 ((uint8_t)0x06) /*!< SS[14:6] are don't care in Alarm + comparison. Only SS[5:0] are compared */ +#define RTC_AlarmSubSecondMask_SS14_7 ((uint8_t)0x07) /*!< SS[14:7] are don't care in Alarm + comparison. Only SS[6:0] are compared */ +#define RTC_AlarmSubSecondMask_SS14_8 ((uint8_t)0x08) /*!< SS[14:8] are don't care in Alarm + comparison. Only SS[7:0] are compared */ +#define RTC_AlarmSubSecondMask_SS14_9 ((uint8_t)0x09) /*!< SS[14:9] are don't care in Alarm + comparison. Only SS[8:0] are compared */ +#define RTC_AlarmSubSecondMask_SS14_10 ((uint8_t)0x0A) /*!< SS[14:10] are don't care in Alarm + comparison. Only SS[9:0] are compared */ +#define RTC_AlarmSubSecondMask_SS14_11 ((uint8_t)0x0B) /*!< SS[14:11] are don't care in Alarm + comparison. Only SS[10:0] are compared */ +#define RTC_AlarmSubSecondMask_SS14_12 ((uint8_t)0x0C) /*!< SS[14:12] are don't care in Alarm + comparison.Only SS[11:0] are compared */ +#define RTC_AlarmSubSecondMask_SS14_13 ((uint8_t)0x0D) /*!< SS[14:13] are don't care in Alarm + comparison. Only SS[12:0] are compared */ +#define RTC_AlarmSubSecondMask_SS14 ((uint8_t)0x0E) /*!< SS[14] is don't care in Alarm + comparison.Only SS[13:0] are compared */ +#define RTC_AlarmSubSecondMask_None ((uint8_t)0x0F) /*!< SS[14:0] are compared and must match + to activate alarm. */ +#define IS_RTC_ALARM_SUB_SECOND_MASK(MASK) (((MASK) == RTC_AlarmSubSecondMask_All) || \ + ((MASK) == RTC_AlarmSubSecondMask_SS14_1) || \ + ((MASK) == RTC_AlarmSubSecondMask_SS14_2) || \ + ((MASK) == RTC_AlarmSubSecondMask_SS14_3) || \ + ((MASK) == RTC_AlarmSubSecondMask_SS14_4) || \ + ((MASK) == RTC_AlarmSubSecondMask_SS14_5) || \ + ((MASK) == RTC_AlarmSubSecondMask_SS14_6) || \ + ((MASK) == RTC_AlarmSubSecondMask_SS14_7) || \ + ((MASK) == RTC_AlarmSubSecondMask_SS14_8) || \ + ((MASK) == RTC_AlarmSubSecondMask_SS14_9) || \ + ((MASK) == RTC_AlarmSubSecondMask_SS14_10) || \ + ((MASK) == RTC_AlarmSubSecondMask_SS14_11) || \ + ((MASK) == RTC_AlarmSubSecondMask_SS14_12) || \ + ((MASK) == RTC_AlarmSubSecondMask_SS14_13) || \ + ((MASK) == RTC_AlarmSubSecondMask_SS14) || \ + ((MASK) == RTC_AlarmSubSecondMask_None)) +/** + * @} + */ + +/** @defgroup RTC_Alarm_Sub_Seconds_Value + * @{ + */ + +#define IS_RTC_ALARM_SUB_SECOND_VALUE(VALUE) ((VALUE) <= 0x00007FFF) + +/** + * @} + */ + +/** @defgroup RTC_Wakeup_Timer_Definitions + * @brief These parameters are only available for STM32F072 devices + * @{ + */ +#define RTC_WakeUpClock_RTCCLK_Div16 ((uint32_t)0x00000000) +#define RTC_WakeUpClock_RTCCLK_Div8 ((uint32_t)0x00000001) +#define RTC_WakeUpClock_RTCCLK_Div4 ((uint32_t)0x00000002) +#define RTC_WakeUpClock_RTCCLK_Div2 ((uint32_t)0x00000003) +#define RTC_WakeUpClock_CK_SPRE_16bits ((uint32_t)0x00000004) +#define RTC_WakeUpClock_CK_SPRE_17bits ((uint32_t)0x00000006) +#define IS_RTC_WAKEUP_CLOCK(CLOCK) (((CLOCK) == RTC_WakeUpClock_RTCCLK_Div16) || \ + ((CLOCK) == RTC_WakeUpClock_RTCCLK_Div8) || \ + ((CLOCK) == RTC_WakeUpClock_RTCCLK_Div4) || \ + ((CLOCK) == RTC_WakeUpClock_RTCCLK_Div2) || \ + ((CLOCK) == RTC_WakeUpClock_CK_SPRE_16bits) || \ + ((CLOCK) == RTC_WakeUpClock_CK_SPRE_17bits)) +#define IS_RTC_WAKEUP_COUNTER(COUNTER) ((COUNTER) <= 0xFFFF) +/** + * @} + */ + +/** @defgroup RTC_Time_Stamp_Edges_definitions + * @{ + */ +#define RTC_TimeStampEdge_Rising ((uint32_t)0x00000000) +#define RTC_TimeStampEdge_Falling ((uint32_t)0x00000008) +#define IS_RTC_TIMESTAMP_EDGE(EDGE) (((EDGE) == RTC_TimeStampEdge_Rising) || \ + ((EDGE) == RTC_TimeStampEdge_Falling)) +/** + * @} + */ + +/** @defgroup RTC_Output_selection_Definitions + * @{ + */ +#define RTC_Output_Disable ((uint32_t)0x00000000) +#define RTC_Output_AlarmA ((uint32_t)0x00200000) +#define RTC_Output_WakeUp ((uint32_t)0x00600000) /*!< available only for STM32F072 devices */ + +#define IS_RTC_OUTPUT(OUTPUT) (((OUTPUT) == RTC_Output_Disable) || \ + ((OUTPUT) == RTC_Output_AlarmA) || \ + ((OUTPUT) == RTC_Output_WakeUp)) + +/** + * @} + */ + +/** @defgroup RTC_Output_Polarity_Definitions + * @{ + */ +#define RTC_OutputPolarity_High ((uint32_t)0x00000000) +#define RTC_OutputPolarity_Low ((uint32_t)0x00100000) +#define IS_RTC_OUTPUT_POL(POL) (((POL) == RTC_OutputPolarity_High) || \ + ((POL) == RTC_OutputPolarity_Low)) +/** + * @} + */ + + +/** @defgroup RTC_Calib_Output_selection_Definitions + * @{ + */ +#define RTC_CalibOutput_512Hz ((uint32_t)0x00000000) +#define RTC_CalibOutput_1Hz ((uint32_t)0x00080000) +#define IS_RTC_CALIB_OUTPUT(OUTPUT) (((OUTPUT) == RTC_CalibOutput_512Hz) || \ + ((OUTPUT) == RTC_CalibOutput_1Hz)) +/** + * @} + */ + +/** @defgroup RTC_Smooth_calib_period_Definitions + * @{ + */ +#define RTC_SmoothCalibPeriod_32sec ((uint32_t)0x00000000) /*!< if RTCCLK = 32768 Hz, Smooth calibation + period is 32s, else 2exp20 RTCCLK seconds */ +#define RTC_SmoothCalibPeriod_16sec ((uint32_t)0x00002000) /*!< if RTCCLK = 32768 Hz, Smooth calibation + period is 16s, else 2exp19 RTCCLK seconds */ +#define RTC_SmoothCalibPeriod_8sec ((uint32_t)0x00004000) /*!< if RTCCLK = 32768 Hz, Smooth calibation + period is 8s, else 2exp18 RTCCLK seconds */ +#define IS_RTC_SMOOTH_CALIB_PERIOD(PERIOD) (((PERIOD) == RTC_SmoothCalibPeriod_32sec) || \ + ((PERIOD) == RTC_SmoothCalibPeriod_16sec) || \ + ((PERIOD) == RTC_SmoothCalibPeriod_8sec)) + +/** + * @} + */ + +/** @defgroup RTC_Smooth_calib_Plus_pulses_Definitions + * @{ + */ +#define RTC_SmoothCalibPlusPulses_Set ((uint32_t)0x00008000) /*!< The number of RTCCLK pulses added + during a X -second window = Y - CALM[8:0]. + with Y = 512, 256, 128 when X = 32, 16, 8 */ +#define RTC_SmoothCalibPlusPulses_Reset ((uint32_t)0x00000000) /*!< The number of RTCCLK pulses subbstited + during a 32-second window = CALM[8:0]. */ +#define IS_RTC_SMOOTH_CALIB_PLUS(PLUS) (((PLUS) == RTC_SmoothCalibPlusPulses_Set) || \ + ((PLUS) == RTC_SmoothCalibPlusPulses_Reset)) + +/** + * @} + */ + +/** @defgroup RTC_Smooth_calib_Minus_pulses_Definitions + * @{ + */ +#define IS_RTC_SMOOTH_CALIB_MINUS(VALUE) ((VALUE) <= 0x000001FF) + +/** + * @} + */ + +/** @defgroup RTC_DayLightSaving_Definitions + * @{ + */ +#define RTC_DayLightSaving_SUB1H ((uint32_t)0x00020000) +#define RTC_DayLightSaving_ADD1H ((uint32_t)0x00010000) +#define IS_RTC_DAYLIGHT_SAVING(SAVING) (((SAVING) == RTC_DayLightSaving_SUB1H) || \ + ((SAVING) == RTC_DayLightSaving_ADD1H)) + +#define RTC_StoreOperation_Reset ((uint32_t)0x00000000) +#define RTC_StoreOperation_Set ((uint32_t)0x00040000) +#define IS_RTC_STORE_OPERATION(OPERATION) (((OPERATION) == RTC_StoreOperation_Reset) || \ + ((OPERATION) == RTC_StoreOperation_Set)) +/** + * @} + */ + +/** @defgroup RTC_Tamper_Trigger_Definitions + * @{ + */ +#define RTC_TamperTrigger_RisingEdge ((uint32_t)0x00000000) +#define RTC_TamperTrigger_FallingEdge ((uint32_t)0x00000001) +#define RTC_TamperTrigger_LowLevel ((uint32_t)0x00000000) +#define RTC_TamperTrigger_HighLevel ((uint32_t)0x00000001) +#define IS_RTC_TAMPER_TRIGGER(TRIGGER) (((TRIGGER) == RTC_TamperTrigger_RisingEdge) || \ + ((TRIGGER) == RTC_TamperTrigger_FallingEdge) || \ + ((TRIGGER) == RTC_TamperTrigger_LowLevel) || \ + ((TRIGGER) == RTC_TamperTrigger_HighLevel)) + +/** + * @} + */ + +/** @defgroup RTC_Tamper_Filter_Definitions + * @{ + */ +#define RTC_TamperFilter_Disable ((uint32_t)0x00000000) /*!< Tamper filter is disabled */ + +#define RTC_TamperFilter_2Sample ((uint32_t)0x00000800) /*!< Tamper is activated after 2 + consecutive samples at the active level */ +#define RTC_TamperFilter_4Sample ((uint32_t)0x00001000) /*!< Tamper is activated after 4 + consecutive samples at the active level */ +#define RTC_TamperFilter_8Sample ((uint32_t)0x00001800) /*!< Tamper is activated after 8 + consecutive samples at the active leve. */ +#define IS_RTC_TAMPER_FILTER(FILTER) (((FILTER) == RTC_TamperFilter_Disable) || \ + ((FILTER) == RTC_TamperFilter_2Sample) || \ + ((FILTER) == RTC_TamperFilter_4Sample) || \ + ((FILTER) == RTC_TamperFilter_8Sample)) +/** + * @} + */ + +/** @defgroup RTC_Tamper_Sampling_Frequencies_Definitions + * @{ + */ +#define RTC_TamperSamplingFreq_RTCCLK_Div32768 ((uint32_t)0x00000000) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 32768 */ +#define RTC_TamperSamplingFreq_RTCCLK_Div16384 ((uint32_t)0x00000100) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 16384 */ +#define RTC_TamperSamplingFreq_RTCCLK_Div8192 ((uint32_t)0x00000200) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 8192 */ +#define RTC_TamperSamplingFreq_RTCCLK_Div4096 ((uint32_t)0x00000300) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 4096 */ +#define RTC_TamperSamplingFreq_RTCCLK_Div2048 ((uint32_t)0x00000400) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 2048 */ +#define RTC_TamperSamplingFreq_RTCCLK_Div1024 ((uint32_t)0x00000500) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 1024 */ +#define RTC_TamperSamplingFreq_RTCCLK_Div512 ((uint32_t)0x00000600) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 512 */ +#define RTC_TamperSamplingFreq_RTCCLK_Div256 ((uint32_t)0x00000700) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 256 */ +#define IS_RTC_TAMPER_SAMPLING_FREQ(FREQ) (((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div32768) || \ + ((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div16384) || \ + ((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div8192) || \ + ((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div4096) || \ + ((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div2048) || \ + ((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div1024) || \ + ((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div512) || \ + ((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div256)) + +/** + * @} + */ + + /** @defgroup RTC_Tamper_Pin_Precharge_Duration_Definitions + * @{ + */ +#define RTC_TamperPrechargeDuration_1RTCCLK ((uint32_t)0x00000000) /*!< Tamper pins are pre-charged before + sampling during 1 RTCCLK cycle */ +#define RTC_TamperPrechargeDuration_2RTCCLK ((uint32_t)0x00002000) /*!< Tamper pins are pre-charged before + sampling during 2 RTCCLK cycles */ +#define RTC_TamperPrechargeDuration_4RTCCLK ((uint32_t)0x00004000) /*!< Tamper pins are pre-charged before + sampling during 4 RTCCLK cycles */ +#define RTC_TamperPrechargeDuration_8RTCCLK ((uint32_t)0x00006000) /*!< Tamper pins are pre-charged before + sampling during 8 RTCCLK cycles */ + +#define IS_RTC_TAMPER_PRECHARGE_DURATION(DURATION) (((DURATION) == RTC_TamperPrechargeDuration_1RTCCLK) || \ + ((DURATION) == RTC_TamperPrechargeDuration_2RTCCLK) || \ + ((DURATION) == RTC_TamperPrechargeDuration_4RTCCLK) || \ + ((DURATION) == RTC_TamperPrechargeDuration_8RTCCLK)) +/** + * @} + */ + +/** @defgroup RTC_Tamper_Pins_Definitions + * @{ + */ +#define RTC_Tamper_1 RTC_TAFCR_TAMP1E /*!< Tamper detection enable for + input tamper 1 */ +#define RTC_Tamper_2 RTC_TAFCR_TAMP2E /*!< Tamper detection enable for + input tamper 2 */ +#define RTC_Tamper_3 RTC_TAFCR_TAMP3E /*!< Tamper detection enable for + input tamper 3, available only + for STM32F072 devices */ +#define IS_RTC_TAMPER(TAMPER) ((((TAMPER) & (uint32_t)0xFFFFFFD6) == 0x00) && ((TAMPER) != (uint32_t)RESET)) + +/** + * @} + */ + +/** @defgroup RTC_Output_Type_ALARM_OUT + * @{ + */ +#define RTC_OutputType_OpenDrain ((uint32_t)0x00000000) +#define RTC_OutputType_PushPull ((uint32_t)0x00040000) +#define IS_RTC_OUTPUT_TYPE(TYPE) (((TYPE) == RTC_OutputType_OpenDrain) || \ + ((TYPE) == RTC_OutputType_PushPull)) + +/** + * @} + */ + +/** @defgroup RTC_Add_1_Second_Parameter_Definitions + * @{ + */ +#define RTC_ShiftAdd1S_Reset ((uint32_t)0x00000000) +#define RTC_ShiftAdd1S_Set ((uint32_t)0x80000000) +#define IS_RTC_SHIFT_ADD1S(SEL) (((SEL) == RTC_ShiftAdd1S_Reset) || \ + ((SEL) == RTC_ShiftAdd1S_Set)) +/** + * @} + */ + +/** @defgroup RTC_Substract_Fraction_Of_Second_Value + * @{ + */ +#define IS_RTC_SHIFT_SUBFS(FS) ((FS) <= 0x00007FFF) + +/** + * @} + */ + +/** @defgroup RTC_Backup_Registers_Definitions + * @{ + */ + +#define RTC_BKP_DR0 ((uint32_t)0x00000000) +#define RTC_BKP_DR1 ((uint32_t)0x00000001) +#define RTC_BKP_DR2 ((uint32_t)0x00000002) +#define RTC_BKP_DR3 ((uint32_t)0x00000003) +#define RTC_BKP_DR4 ((uint32_t)0x00000004) +#define IS_RTC_BKP(BKP) (((BKP) == RTC_BKP_DR0) || \ + ((BKP) == RTC_BKP_DR1) || \ + ((BKP) == RTC_BKP_DR2) || \ + ((BKP) == RTC_BKP_DR3) || \ + ((BKP) == RTC_BKP_DR4)) +/** + * @} + */ + +/** @defgroup RTC_Input_parameter_format_definitions + * @{ + */ +#define RTC_Format_BIN ((uint32_t)0x000000000) +#define RTC_Format_BCD ((uint32_t)0x000000001) +#define IS_RTC_FORMAT(FORMAT) (((FORMAT) == RTC_Format_BIN) || ((FORMAT) == RTC_Format_BCD)) + +/** + * @} + */ + +/** @defgroup RTC_Flags_Definitions + * @{ + */ +#define RTC_FLAG_RECALPF RTC_ISR_RECALPF +#define RTC_FLAG_TAMP3F RTC_ISR_TAMP3F /*!< Only available for STM32F072 devices */ +#define RTC_FLAG_TAMP2F RTC_ISR_TAMP2F +#define RTC_FLAG_TAMP1F RTC_ISR_TAMP1F +#define RTC_FLAG_TSOVF RTC_ISR_TSOVF +#define RTC_FLAG_TSF RTC_ISR_TSF +#define RTC_FLAG_WUTF RTC_ISR_WUTF /*!< Only available for STM32F072 devices */ +#define RTC_FLAG_ALRAF RTC_ISR_ALRAF +#define RTC_FLAG_INITF RTC_ISR_INITF +#define RTC_FLAG_RSF RTC_ISR_RSF +#define RTC_FLAG_INITS RTC_ISR_INITS +#define RTC_FLAG_SHPF RTC_ISR_SHPF +#define RTC_FLAG_WUTWF RTC_ISR_WUTWF /*!< Only available for STM32F072 devices */ +#define RTC_FLAG_ALRAWF RTC_ISR_ALRAWF + +#define IS_RTC_GET_FLAG(FLAG) (((FLAG) == RTC_FLAG_TSOVF) || ((FLAG) == RTC_FLAG_TSF) || \ + ((FLAG) == RTC_FLAG_WUTF) || ((FLAG) == RTC_FLAG_ALRAWF) || \ + ((FLAG) == RTC_FLAG_ALRAF) || ((FLAG) == RTC_FLAG_INITF) || \ + ((FLAG) == RTC_FLAG_RSF) || ((FLAG) == RTC_FLAG_WUTWF) || \ + ((FLAG) == RTC_FLAG_TAMP1F) || ((FLAG) == RTC_FLAG_TAMP2F) || \ + ((FLAG) == RTC_FLAG_TAMP3F) || ((FLAG) == RTC_FLAG_RECALPF) || \ + ((FLAG) == RTC_FLAG_SHPF)) +#define IS_RTC_CLEAR_FLAG(FLAG) (((FLAG) != (uint32_t)RESET) && (((FLAG) & 0xFFFF02DF) == (uint32_t)RESET)) + +/** + * @} + */ + +/** @defgroup RTC_Interrupts_Definitions + * @{ + */ +#define RTC_IT_TS ((uint32_t)0x00008000) +#define RTC_IT_WUT ((uint32_t)0x00004000) /* Available only for STM32F072 devices */ +#define RTC_IT_ALRA ((uint32_t)0x00001000) +#define RTC_IT_TAMP ((uint32_t)0x00000004) /* Used only to Enable the Tamper Interrupt */ +#define RTC_IT_TAMP1 ((uint32_t)0x00020000) +#define RTC_IT_TAMP2 ((uint32_t)0x00040000) +#define RTC_IT_TAMP3 ((uint32_t)0x00080000) /* Available only for STM32F072 devices */ + +#define IS_RTC_CONFIG_IT(IT) (((IT) != (uint32_t)RESET) && (((IT) & 0xFFFF2FFB) == (uint32_t)RESET)) +#define IS_RTC_GET_IT(IT) (((IT) == RTC_IT_TS) || ((IT) == RTC_IT_ALRA) || \ + ((IT) == RTC_IT_TAMP1) || ((IT) == RTC_IT_WUT) || \ + ((IT) == RTC_IT_TAMP2) || ((IT) == RTC_IT_TAMP3)) + +#define IS_RTC_CLEAR_IT(IT) (((IT) != (uint32_t)RESET) && (((IT) & 0xFFF12FFF) == (uint32_t)RESET)) + +/** + * @} + */ + +/** + * @} + */ + + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ +/* Function used to set the RTC configuration to the default reset state *****/ +ErrorStatus RTC_DeInit(void); + + +/* Initialization and Configuration functions *********************************/ +ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct); +void RTC_StructInit(RTC_InitTypeDef* RTC_InitStruct); +void RTC_WriteProtectionCmd(FunctionalState NewState); +ErrorStatus RTC_EnterInitMode(void); +void RTC_ExitInitMode(void); +ErrorStatus RTC_WaitForSynchro(void); +ErrorStatus RTC_RefClockCmd(FunctionalState NewState); +void RTC_BypassShadowCmd(FunctionalState NewState); + +/* Time and Date configuration functions **************************************/ +ErrorStatus RTC_SetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct); +void RTC_TimeStructInit(RTC_TimeTypeDef* RTC_TimeStruct); +void RTC_GetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct); +uint32_t RTC_GetSubSecond(void); +ErrorStatus RTC_SetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct); +void RTC_DateStructInit(RTC_DateTypeDef* RTC_DateStruct); +void RTC_GetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct); + +/* Alarms (Alarm A) configuration functions **********************************/ +void RTC_SetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct); +void RTC_AlarmStructInit(RTC_AlarmTypeDef* RTC_AlarmStruct); +void RTC_GetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct); +ErrorStatus RTC_AlarmCmd(uint32_t RTC_Alarm, FunctionalState NewState); +void RTC_AlarmSubSecondConfig(uint32_t RTC_Alarm, uint32_t RTC_AlarmSubSecondValue, uint8_t RTC_AlarmSubSecondMask); +uint32_t RTC_GetAlarmSubSecond(uint32_t RTC_Alarm); + +/* WakeUp Timer configuration functions ***************************************/ +void RTC_WakeUpClockConfig(uint32_t RTC_WakeUpClock); /*!< available only for STM32F072 devices */ +void RTC_SetWakeUpCounter(uint32_t RTC_WakeUpCounter); /*!< available only for STM32F072 devices */ +uint32_t RTC_GetWakeUpCounter(void); /*!< available only for STM32F072 devices */ +ErrorStatus RTC_WakeUpCmd(FunctionalState NewState); /*!< available only for STM32F072 devices */ + +/* Daylight Saving configuration functions ************************************/ +void RTC_DayLightSavingConfig(uint32_t RTC_DayLightSaving, uint32_t RTC_StoreOperation); +uint32_t RTC_GetStoreOperation(void); + +/* Output pin Configuration function ******************************************/ +void RTC_OutputConfig(uint32_t RTC_Output, uint32_t RTC_OutputPolarity); + +/* Digital Calibration configuration functions ********************************/ +void RTC_CalibOutputCmd(FunctionalState NewState); +void RTC_CalibOutputConfig(uint32_t RTC_CalibOutput); +ErrorStatus RTC_SmoothCalibConfig(uint32_t RTC_SmoothCalibPeriod, + uint32_t RTC_SmoothCalibPlusPulses, + uint32_t RTC_SmouthCalibMinusPulsesValue); + +/* TimeStamp configuration functions ******************************************/ +void RTC_TimeStampCmd(uint32_t RTC_TimeStampEdge, FunctionalState NewState); +void RTC_GetTimeStamp(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_StampTimeStruct, RTC_DateTypeDef* RTC_StampDateStruct); +uint32_t RTC_GetTimeStampSubSecond(void); + +/* Tampers configuration functions ********************************************/ +void RTC_TamperTriggerConfig(uint32_t RTC_Tamper, uint32_t RTC_TamperTrigger); +void RTC_TamperCmd(uint32_t RTC_Tamper, FunctionalState NewState); +void RTC_TamperFilterConfig(uint32_t RTC_TamperFilter); +void RTC_TamperSamplingFreqConfig(uint32_t RTC_TamperSamplingFreq); +void RTC_TamperPinsPrechargeDuration(uint32_t RTC_TamperPrechargeDuration); +void RTC_TimeStampOnTamperDetectionCmd(FunctionalState NewState); +void RTC_TamperPullUpCmd(FunctionalState NewState); + +/* Backup Data Registers configuration functions ******************************/ +void RTC_WriteBackupRegister(uint32_t RTC_BKP_DR, uint32_t Data); +uint32_t RTC_ReadBackupRegister(uint32_t RTC_BKP_DR); + +/* Output Type Config configuration functions *********************************/ +void RTC_OutputTypeConfig(uint32_t RTC_OutputType); + +/* RTC_Shift_control_synchonisation_functions *********************************/ +ErrorStatus RTC_SynchroShiftConfig(uint32_t RTC_ShiftAdd1S, uint32_t RTC_ShiftSubFS); + +/* Interrupts and flags management functions **********************************/ +void RTC_ITConfig(uint32_t RTC_IT, FunctionalState NewState); +FlagStatus RTC_GetFlagStatus(uint32_t RTC_FLAG); +void RTC_ClearFlag(uint32_t RTC_FLAG); +ITStatus RTC_GetITStatus(uint32_t RTC_IT); +void RTC_ClearITPendingBit(uint32_t RTC_IT); + +#ifdef __cplusplus +} +#endif + +#endif /*__STM32F0XX_RTC_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/include/stm32f0-stdperiph/stm32f0xx_spi.h b/system/include/stm32f0-stdperiph/stm32f0xx_spi.h new file mode 100644 index 0000000..edaea32 --- /dev/null +++ b/system/include/stm32f0-stdperiph/stm32f0xx_spi.h @@ -0,0 +1,588 @@ +/** + ****************************************************************************** + * @file stm32f0xx_spi.h + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file contains all the functions prototypes for the SPI + * firmware library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F0XX_SPI_H +#define __STM32F0XX_SPI_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup SPI + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief SPI Init structure definition + */ + +typedef struct +{ + uint16_t SPI_Direction; /*!< Specifies the SPI unidirectional or bidirectional data mode. + This parameter can be a value of @ref SPI_data_direction */ + + uint16_t SPI_Mode; /*!< Specifies the SPI mode (Master/Slave). + This parameter can be a value of @ref SPI_mode */ + + uint16_t SPI_DataSize; /*!< Specifies the SPI data size. + This parameter can be a value of @ref SPI_data_size */ + + uint16_t SPI_CPOL; /*!< Specifies the serial clock steady state. + This parameter can be a value of @ref SPI_Clock_Polarity */ + + uint16_t SPI_CPHA; /*!< Specifies the clock active edge for the bit capture. + This parameter can be a value of @ref SPI_Clock_Phase */ + + uint16_t SPI_NSS; /*!< Specifies whether the NSS signal is managed by + hardware (NSS pin) or by software using the SSI bit. + This parameter can be a value of @ref SPI_Slave_Select_management */ + + uint16_t SPI_BaudRatePrescaler; /*!< Specifies the Baud Rate prescaler value which will be + used to configure the transmit and receive SCK clock. + This parameter can be a value of @ref SPI_BaudRate_Prescaler + @note The communication clock is derived from the master + clock. The slave clock does not need to be set. */ + + uint16_t SPI_FirstBit; /*!< Specifies whether data transfers start from MSB or LSB bit. + This parameter can be a value of @ref SPI_MSB_LSB_transmission */ + + uint16_t SPI_CRCPolynomial; /*!< Specifies the polynomial used for the CRC calculation. */ +}SPI_InitTypeDef; + + +/** + * @brief I2S Init structure definition + * @note These parameters are not available for STM32F030 devices. + */ + +typedef struct +{ + uint16_t I2S_Mode; /*!< Specifies the I2S operating mode. + This parameter can be a value of @ref SPI_I2S_Mode */ + + uint16_t I2S_Standard; /*!< Specifies the standard used for the I2S communication. + This parameter can be a value of @ref SPI_I2S_Standard */ + + uint16_t I2S_DataFormat; /*!< Specifies the data format for the I2S communication. + This parameter can be a value of @ref SPI_I2S_Data_Format */ + + uint16_t I2S_MCLKOutput; /*!< Specifies whether the I2S MCLK output is enabled or not. + This parameter can be a value of @ref SPI_I2S_MCLK_Output */ + + uint32_t I2S_AudioFreq; /*!< Specifies the frequency selected for the I2S communication. + This parameter can be a value of @ref SPI_I2S_Audio_Frequency */ + + uint16_t I2S_CPOL; /*!< Specifies the idle state of the I2S clock. + This parameter can be a value of @ref SPI_I2S_Clock_Polarity */ +}I2S_InitTypeDef; + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup SPI_Exported_Constants + * @{ + */ + +#define IS_SPI_ALL_PERIPH(PERIPH) (((PERIPH) == SPI1) || \ + ((PERIPH) == SPI2)) + +#define IS_SPI_1_PERIPH(PERIPH) (((PERIPH) == SPI1)) + +/** @defgroup SPI_data_direction + * @{ + */ + +#define SPI_Direction_2Lines_FullDuplex ((uint16_t)0x0000) +#define SPI_Direction_2Lines_RxOnly ((uint16_t)0x0400) +#define SPI_Direction_1Line_Rx ((uint16_t)0x8000) +#define SPI_Direction_1Line_Tx ((uint16_t)0xC000) +#define IS_SPI_DIRECTION_MODE(MODE) (((MODE) == SPI_Direction_2Lines_FullDuplex) || \ + ((MODE) == SPI_Direction_2Lines_RxOnly) || \ + ((MODE) == SPI_Direction_1Line_Rx) || \ + ((MODE) == SPI_Direction_1Line_Tx)) +/** + * @} + */ + +/** @defgroup SPI_mode + * @{ + */ + +#define SPI_Mode_Master ((uint16_t)0x0104) +#define SPI_Mode_Slave ((uint16_t)0x0000) +#define IS_SPI_MODE(MODE) (((MODE) == SPI_Mode_Master) || \ + ((MODE) == SPI_Mode_Slave)) +/** + * @} + */ + +/** @defgroup SPI_data_size + * @{ + */ + +#define SPI_DataSize_4b ((uint16_t)0x0300) +#define SPI_DataSize_5b ((uint16_t)0x0400) +#define SPI_DataSize_6b ((uint16_t)0x0500) +#define SPI_DataSize_7b ((uint16_t)0x0600) +#define SPI_DataSize_8b ((uint16_t)0x0700) +#define SPI_DataSize_9b ((uint16_t)0x0800) +#define SPI_DataSize_10b ((uint16_t)0x0900) +#define SPI_DataSize_11b ((uint16_t)0x0A00) +#define SPI_DataSize_12b ((uint16_t)0x0B00) +#define SPI_DataSize_13b ((uint16_t)0x0C00) +#define SPI_DataSize_14b ((uint16_t)0x0D00) +#define SPI_DataSize_15b ((uint16_t)0x0E00) +#define SPI_DataSize_16b ((uint16_t)0x0F00) +#define IS_SPI_DATA_SIZE(SIZE) (((SIZE) == SPI_DataSize_4b) || \ + ((SIZE) == SPI_DataSize_5b) || \ + ((SIZE) == SPI_DataSize_6b) || \ + ((SIZE) == SPI_DataSize_7b) || \ + ((SIZE) == SPI_DataSize_8b) || \ + ((SIZE) == SPI_DataSize_9b) || \ + ((SIZE) == SPI_DataSize_10b) || \ + ((SIZE) == SPI_DataSize_11b) || \ + ((SIZE) == SPI_DataSize_12b) || \ + ((SIZE) == SPI_DataSize_13b) || \ + ((SIZE) == SPI_DataSize_14b) || \ + ((SIZE) == SPI_DataSize_15b) || \ + ((SIZE) == SPI_DataSize_16b)) +/** + * @} + */ + +/** @defgroup SPI_CRC_length + * @{ + */ + +#define SPI_CRCLength_8b ((uint16_t)0x0000) +#define SPI_CRCLength_16b SPI_CR1_CRCL +#define IS_SPI_CRC_LENGTH(LENGTH) (((LENGTH) == SPI_CRCLength_8b) || \ + ((LENGTH) == SPI_CRCLength_16b)) +/** + * @} + */ + +/** @defgroup SPI_Clock_Polarity + * @{ + */ + +#define SPI_CPOL_Low ((uint16_t)0x0000) +#define SPI_CPOL_High SPI_CR1_CPOL +#define IS_SPI_CPOL(CPOL) (((CPOL) == SPI_CPOL_Low) || \ + ((CPOL) == SPI_CPOL_High)) +/** + * @} + */ + +/** @defgroup SPI_Clock_Phase + * @{ + */ + +#define SPI_CPHA_1Edge ((uint16_t)0x0000) +#define SPI_CPHA_2Edge SPI_CR1_CPHA +#define IS_SPI_CPHA(CPHA) (((CPHA) == SPI_CPHA_1Edge) || \ + ((CPHA) == SPI_CPHA_2Edge)) +/** + * @} + */ + +/** @defgroup SPI_Slave_Select_management + * @{ + */ + +#define SPI_NSS_Soft SPI_CR1_SSM +#define SPI_NSS_Hard ((uint16_t)0x0000) +#define IS_SPI_NSS(NSS) (((NSS) == SPI_NSS_Soft) || \ + ((NSS) == SPI_NSS_Hard)) +/** + * @} + */ + +/** @defgroup SPI_BaudRate_Prescaler + * @{ + */ + +#define SPI_BaudRatePrescaler_2 ((uint16_t)0x0000) +#define SPI_BaudRatePrescaler_4 ((uint16_t)0x0008) +#define SPI_BaudRatePrescaler_8 ((uint16_t)0x0010) +#define SPI_BaudRatePrescaler_16 ((uint16_t)0x0018) +#define SPI_BaudRatePrescaler_32 ((uint16_t)0x0020) +#define SPI_BaudRatePrescaler_64 ((uint16_t)0x0028) +#define SPI_BaudRatePrescaler_128 ((uint16_t)0x0030) +#define SPI_BaudRatePrescaler_256 ((uint16_t)0x0038) +#define IS_SPI_BAUDRATE_PRESCALER(PRESCALER) (((PRESCALER) == SPI_BaudRatePrescaler_2) || \ + ((PRESCALER) == SPI_BaudRatePrescaler_4) || \ + ((PRESCALER) == SPI_BaudRatePrescaler_8) || \ + ((PRESCALER) == SPI_BaudRatePrescaler_16) || \ + ((PRESCALER) == SPI_BaudRatePrescaler_32) || \ + ((PRESCALER) == SPI_BaudRatePrescaler_64) || \ + ((PRESCALER) == SPI_BaudRatePrescaler_128) || \ + ((PRESCALER) == SPI_BaudRatePrescaler_256)) +/** + * @} + */ + +/** @defgroup SPI_MSB_LSB_transmission + * @{ + */ + +#define SPI_FirstBit_MSB ((uint16_t)0x0000) +#define SPI_FirstBit_LSB SPI_CR1_LSBFIRST +#define IS_SPI_FIRST_BIT(BIT) (((BIT) == SPI_FirstBit_MSB) || \ + ((BIT) == SPI_FirstBit_LSB)) +/** + * @} + */ + +/** @defgroup SPI_I2S_Mode + * @{ + */ + +#define I2S_Mode_SlaveTx ((uint16_t)0x0000) +#define I2S_Mode_SlaveRx ((uint16_t)0x0100) +#define I2S_Mode_MasterTx ((uint16_t)0x0200) +#define I2S_Mode_MasterRx ((uint16_t)0x0300) +#define IS_I2S_MODE(MODE) (((MODE) == I2S_Mode_SlaveTx) || \ + ((MODE) == I2S_Mode_SlaveRx) || \ + ((MODE) == I2S_Mode_MasterTx)|| \ + ((MODE) == I2S_Mode_MasterRx)) +/** + * @} + */ + +/** @defgroup SPI_I2S_Standard + * @{ + */ + +#define I2S_Standard_Phillips ((uint16_t)0x0000) +#define I2S_Standard_MSB ((uint16_t)0x0010) +#define I2S_Standard_LSB ((uint16_t)0x0020) +#define I2S_Standard_PCMShort ((uint16_t)0x0030) +#define I2S_Standard_PCMLong ((uint16_t)0x00B0) +#define IS_I2S_STANDARD(STANDARD) (((STANDARD) == I2S_Standard_Phillips) || \ + ((STANDARD) == I2S_Standard_MSB) || \ + ((STANDARD) == I2S_Standard_LSB) || \ + ((STANDARD) == I2S_Standard_PCMShort) || \ + ((STANDARD) == I2S_Standard_PCMLong)) +/** + * @} + */ + +/** @defgroup SPI_I2S_Data_Format + * @{ + */ + +#define I2S_DataFormat_16b ((uint16_t)0x0000) +#define I2S_DataFormat_16bextended ((uint16_t)0x0001) +#define I2S_DataFormat_24b ((uint16_t)0x0003) +#define I2S_DataFormat_32b ((uint16_t)0x0005) +#define IS_I2S_DATA_FORMAT(FORMAT) (((FORMAT) == I2S_DataFormat_16b) || \ + ((FORMAT) == I2S_DataFormat_16bextended) || \ + ((FORMAT) == I2S_DataFormat_24b) || \ + ((FORMAT) == I2S_DataFormat_32b)) +/** + * @} + */ + +/** @defgroup SPI_I2S_MCLK_Output + * @{ + */ + +#define I2S_MCLKOutput_Enable SPI_I2SPR_MCKOE +#define I2S_MCLKOutput_Disable ((uint16_t)0x0000) +#define IS_I2S_MCLK_OUTPUT(OUTPUT) (((OUTPUT) == I2S_MCLKOutput_Enable) || \ + ((OUTPUT) == I2S_MCLKOutput_Disable)) +/** + * @} + */ + +/** @defgroup SPI_I2S_Audio_Frequency + * @{ + */ + +#define I2S_AudioFreq_192k ((uint32_t)192000) +#define I2S_AudioFreq_96k ((uint32_t)96000) +#define I2S_AudioFreq_48k ((uint32_t)48000) +#define I2S_AudioFreq_44k ((uint32_t)44100) +#define I2S_AudioFreq_32k ((uint32_t)32000) +#define I2S_AudioFreq_22k ((uint32_t)22050) +#define I2S_AudioFreq_16k ((uint32_t)16000) +#define I2S_AudioFreq_11k ((uint32_t)11025) +#define I2S_AudioFreq_8k ((uint32_t)8000) +#define I2S_AudioFreq_Default ((uint32_t)2) + +#define IS_I2S_AUDIO_FREQ(FREQ) ((((FREQ) >= I2S_AudioFreq_8k) && \ + ((FREQ) <= I2S_AudioFreq_192k)) || \ + ((FREQ) == I2S_AudioFreq_Default)) +/** + * @} + */ + +/** @defgroup SPI_I2S_Clock_Polarity + * @{ + */ + +#define I2S_CPOL_Low ((uint16_t)0x0000) +#define I2S_CPOL_High SPI_I2SCFGR_CKPOL +#define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_Low) || \ + ((CPOL) == I2S_CPOL_High)) +/** + * @} + */ + +/** @defgroup SPI_FIFO_reception_threshold + * @{ + */ + +#define SPI_RxFIFOThreshold_HF ((uint16_t)0x0000) +#define SPI_RxFIFOThreshold_QF SPI_CR2_FRXTH +#define IS_SPI_RX_FIFO_THRESHOLD(THRESHOLD) (((THRESHOLD) == SPI_RxFIFOThreshold_HF) || \ + ((THRESHOLD) == SPI_RxFIFOThreshold_QF)) +/** + * @} + */ + +/** @defgroup SPI_I2S_DMA_transfer_requests + * @{ + */ + +#define SPI_I2S_DMAReq_Tx SPI_CR2_TXDMAEN +#define SPI_I2S_DMAReq_Rx SPI_CR2_RXDMAEN +#define IS_SPI_I2S_DMA_REQ(REQ) ((((REQ) & (uint16_t)0xFFFC) == 0x00) && ((REQ) != 0x00)) +/** + * @} + */ + +/** @defgroup SPI_last_DMA_transfers + * @{ + */ + +#define SPI_LastDMATransfer_TxEvenRxEven ((uint16_t)0x0000) +#define SPI_LastDMATransfer_TxOddRxEven ((uint16_t)0x4000) +#define SPI_LastDMATransfer_TxEvenRxOdd ((uint16_t)0x2000) +#define SPI_LastDMATransfer_TxOddRxOdd ((uint16_t)0x6000) +#define IS_SPI_LAST_DMA_TRANSFER(TRANSFER) (((TRANSFER) == SPI_LastDMATransfer_TxEvenRxEven) || \ + ((TRANSFER) == SPI_LastDMATransfer_TxOddRxEven) || \ + ((TRANSFER) == SPI_LastDMATransfer_TxEvenRxOdd) || \ + ((TRANSFER) == SPI_LastDMATransfer_TxOddRxOdd)) +/** + * @} + */ +/** @defgroup SPI_NSS_internal_software_management + * @{ + */ + +#define SPI_NSSInternalSoft_Set SPI_CR1_SSI +#define SPI_NSSInternalSoft_Reset ((uint16_t)0xFEFF) +#define IS_SPI_NSS_INTERNAL(INTERNAL) (((INTERNAL) == SPI_NSSInternalSoft_Set) || \ + ((INTERNAL) == SPI_NSSInternalSoft_Reset)) +/** + * @} + */ + +/** @defgroup SPI_CRC_Transmit_Receive + * @{ + */ + +#define SPI_CRC_Tx ((uint8_t)0x00) +#define SPI_CRC_Rx ((uint8_t)0x01) +#define IS_SPI_CRC(CRC) (((CRC) == SPI_CRC_Tx) || ((CRC) == SPI_CRC_Rx)) +/** + * @} + */ + +/** @defgroup SPI_direction_transmit_receive + * @{ + */ + +#define SPI_Direction_Rx ((uint16_t)0xBFFF) +#define SPI_Direction_Tx ((uint16_t)0x4000) +#define IS_SPI_DIRECTION(DIRECTION) (((DIRECTION) == SPI_Direction_Rx) || \ + ((DIRECTION) == SPI_Direction_Tx)) +/** + * @} + */ + +/** @defgroup SPI_I2S_interrupts_definition + * @{ + */ + +#define SPI_I2S_IT_TXE ((uint8_t)0x71) +#define SPI_I2S_IT_RXNE ((uint8_t)0x60) +#define SPI_I2S_IT_ERR ((uint8_t)0x50) + +#define IS_SPI_I2S_CONFIG_IT(IT) (((IT) == SPI_I2S_IT_TXE) || \ + ((IT) == SPI_I2S_IT_RXNE) || \ + ((IT) == SPI_I2S_IT_ERR)) + +#define I2S_IT_UDR ((uint8_t)0x53) +#define SPI_IT_MODF ((uint8_t)0x55) +#define SPI_I2S_IT_OVR ((uint8_t)0x56) +#define SPI_I2S_IT_FRE ((uint8_t)0x58) + +#define IS_SPI_I2S_GET_IT(IT) (((IT) == SPI_I2S_IT_RXNE) || ((IT) == SPI_I2S_IT_TXE) || \ + ((IT) == SPI_I2S_IT_OVR) || ((IT) == SPI_IT_MODF) || \ + ((IT) == SPI_I2S_IT_FRE)|| ((IT) == I2S_IT_UDR)) +/** + * @} + */ + + +/** @defgroup SPI_transmission_fifo_status_level + * @{ + */ + +#define SPI_TransmissionFIFOStatus_Empty ((uint16_t)0x0000) +#define SPI_TransmissionFIFOStatus_1QuarterFull ((uint16_t)0x0800) +#define SPI_TransmissionFIFOStatus_HalfFull ((uint16_t)0x1000) +#define SPI_TransmissionFIFOStatus_Full ((uint16_t)0x1800) + +/** + * @} + */ + +/** @defgroup SPI_reception_fifo_status_level + * @{ + */ +#define SPI_ReceptionFIFOStatus_Empty ((uint16_t)0x0000) +#define SPI_ReceptionFIFOStatus_1QuarterFull ((uint16_t)0x0200) +#define SPI_ReceptionFIFOStatus_HalfFull ((uint16_t)0x0400) +#define SPI_ReceptionFIFOStatus_Full ((uint16_t)0x0600) + +/** + * @} + */ + + +/** @defgroup SPI_I2S_flags_definition + * @{ + */ + +#define SPI_I2S_FLAG_RXNE SPI_SR_RXNE +#define SPI_I2S_FLAG_TXE SPI_SR_TXE +#define I2S_FLAG_CHSIDE SPI_SR_CHSIDE +#define I2S_FLAG_UDR SPI_SR_UDR +#define SPI_FLAG_CRCERR SPI_SR_CRCERR +#define SPI_FLAG_MODF SPI_SR_MODF +#define SPI_I2S_FLAG_OVR SPI_SR_OVR +#define SPI_I2S_FLAG_BSY SPI_SR_BSY +#define SPI_I2S_FLAG_FRE SPI_SR_FRE + + + +#define IS_SPI_CLEAR_FLAG(FLAG) (((FLAG) == SPI_FLAG_CRCERR)) +#define IS_SPI_I2S_GET_FLAG(FLAG) (((FLAG) == SPI_I2S_FLAG_BSY) || ((FLAG) == SPI_I2S_FLAG_OVR) || \ + ((FLAG) == SPI_FLAG_MODF) || ((FLAG) == SPI_FLAG_CRCERR) || \ + ((FLAG) == SPI_I2S_FLAG_TXE) || ((FLAG) == SPI_I2S_FLAG_RXNE)|| \ + ((FLAG) == SPI_I2S_FLAG_FRE)|| ((FLAG) == I2S_FLAG_CHSIDE)|| \ + ((FLAG) == I2S_FLAG_UDR)) +/** + * @} + */ + +/** @defgroup SPI_CRC_polynomial + * @{ + */ + +#define IS_SPI_CRC_POLYNOMIAL(POLYNOMIAL) ((POLYNOMIAL) >= 0x1) +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ + +/* Initialization and Configuration functions *********************************/ +void SPI_I2S_DeInit(SPI_TypeDef* SPIx); +void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct); +void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct); /*!< Not applicable for STM32F030 devices */ +void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct); +void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct); /*!< Not applicable for STM32F030 devices */ +void SPI_TIModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState); +void SPI_NSSPulseModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState); +void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState); +void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState); /*!< Not applicable for STM32F030 devices */ +void SPI_DataSizeConfig(SPI_TypeDef* SPIx, uint16_t SPI_DataSize); +void SPI_RxFIFOThresholdConfig(SPI_TypeDef* SPIx, uint16_t SPI_RxFIFOThreshold); +void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction); +void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft); +void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState); + +/* Data transfers functions ***************************************************/ +void SPI_SendData8(SPI_TypeDef* SPIx, uint8_t Data); +void SPI_I2S_SendData16(SPI_TypeDef* SPIx, uint16_t Data); +uint8_t SPI_ReceiveData8(SPI_TypeDef* SPIx); +uint16_t SPI_I2S_ReceiveData16(SPI_TypeDef* SPIx); + +/* Hardware CRC Calculation functions *****************************************/ +void SPI_CRCLengthConfig(SPI_TypeDef* SPIx, uint16_t SPI_CRCLength); +void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState); +void SPI_TransmitCRC(SPI_TypeDef* SPIx); +uint16_t SPI_GetCRC(SPI_TypeDef* SPIx, uint8_t SPI_CRC); +uint16_t SPI_GetCRCPolynomial(SPI_TypeDef* SPIx); + +/* DMA transfers management functions *****************************************/ +void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState); +void SPI_LastDMATransferCmd(SPI_TypeDef* SPIx, uint16_t SPI_LastDMATransfer); + +/* Interrupts and flags management functions **********************************/ +void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState); +uint16_t SPI_GetTransmissionFIFOStatus(SPI_TypeDef* SPIx); +uint16_t SPI_GetReceptionFIFOStatus(SPI_TypeDef* SPIx); +FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG); +void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG); +ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT); + +#ifdef __cplusplus +} +#endif + +#endif /*__STM32F0XX_SPI_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/include/stm32f0-stdperiph/stm32f0xx_syscfg.h b/system/include/stm32f0-stdperiph/stm32f0xx_syscfg.h new file mode 100644 index 0000000..8c96414 --- /dev/null +++ b/system/include/stm32f0-stdperiph/stm32f0xx_syscfg.h @@ -0,0 +1,459 @@ +/** + ****************************************************************************** + * @file stm32f0xx_syscfg.h + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file contains all the functions prototypes for the SYSCFG firmware + * library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/*!< Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F0XX_SYSCFG_H +#define __STM32F0XX_SYSCFG_H + +#ifdef __cplusplus + extern "C" { +#endif + +/*!< Includes ------------------------------------------------------------------*/ +#include "stm32f0xx.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup SYSCFG + * @{ + */ +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup SYSCFG_Exported_Constants + * @{ + */ + +/** @defgroup SYSCFG_EXTI_Port_Sources + * @{ + */ +#define EXTI_PortSourceGPIOA ((uint8_t)0x00) +#define EXTI_PortSourceGPIOB ((uint8_t)0x01) +#define EXTI_PortSourceGPIOC ((uint8_t)0x02) +#define EXTI_PortSourceGPIOD ((uint8_t)0x03) /*!< not available for STM32F031 devices */ +#define EXTI_PortSourceGPIOE ((uint8_t)0x04) /*!< only available for STM32F072 devices */ +#define EXTI_PortSourceGPIOF ((uint8_t)0x05) + +#define IS_EXTI_PORT_SOURCE(PORTSOURCE) (((PORTSOURCE) == EXTI_PortSourceGPIOA) || \ + ((PORTSOURCE) == EXTI_PortSourceGPIOB) || \ + ((PORTSOURCE) == EXTI_PortSourceGPIOC) || \ + ((PORTSOURCE) == EXTI_PortSourceGPIOD) || \ + ((PORTSOURCE) == EXTI_PortSourceGPIOE) || \ + ((PORTSOURCE) == EXTI_PortSourceGPIOF)) +/** + * @} + */ + +/** @defgroup SYSCFG_EXTI_Pin_sources + * @{ + */ +#define EXTI_PinSource0 ((uint8_t)0x00) +#define EXTI_PinSource1 ((uint8_t)0x01) +#define EXTI_PinSource2 ((uint8_t)0x02) +#define EXTI_PinSource3 ((uint8_t)0x03) +#define EXTI_PinSource4 ((uint8_t)0x04) +#define EXTI_PinSource5 ((uint8_t)0x05) +#define EXTI_PinSource6 ((uint8_t)0x06) +#define EXTI_PinSource7 ((uint8_t)0x07) +#define EXTI_PinSource8 ((uint8_t)0x08) +#define EXTI_PinSource9 ((uint8_t)0x09) +#define EXTI_PinSource10 ((uint8_t)0x0A) +#define EXTI_PinSource11 ((uint8_t)0x0B) +#define EXTI_PinSource12 ((uint8_t)0x0C) +#define EXTI_PinSource13 ((uint8_t)0x0D) +#define EXTI_PinSource14 ((uint8_t)0x0E) +#define EXTI_PinSource15 ((uint8_t)0x0F) + +#define IS_EXTI_PIN_SOURCE(PINSOURCE) (((PINSOURCE) == EXTI_PinSource0) || \ + ((PINSOURCE) == EXTI_PinSource1) || \ + ((PINSOURCE) == EXTI_PinSource2) || \ + ((PINSOURCE) == EXTI_PinSource3) || \ + ((PINSOURCE) == EXTI_PinSource4) || \ + ((PINSOURCE) == EXTI_PinSource5) || \ + ((PINSOURCE) == EXTI_PinSource6) || \ + ((PINSOURCE) == EXTI_PinSource7) || \ + ((PINSOURCE) == EXTI_PinSource8) || \ + ((PINSOURCE) == EXTI_PinSource9) || \ + ((PINSOURCE) == EXTI_PinSource10) || \ + ((PINSOURCE) == EXTI_PinSource11) || \ + ((PINSOURCE) == EXTI_PinSource12) || \ + ((PINSOURCE) == EXTI_PinSource13) || \ + ((PINSOURCE) == EXTI_PinSource14) || \ + ((PINSOURCE) == EXTI_PinSource15)) +/** + * @} + */ + +/** @defgroup SYSCFG_Memory_Remap_Config + * @{ + */ +#define SYSCFG_MemoryRemap_Flash ((uint8_t)0x00) +#define SYSCFG_MemoryRemap_SystemMemory ((uint8_t)0x01) +#define SYSCFG_MemoryRemap_SRAM ((uint8_t)0x03) + + +#define IS_SYSCFG_MEMORY_REMAP(REMAP) (((REMAP) == SYSCFG_MemoryRemap_Flash) || \ + ((REMAP) == SYSCFG_MemoryRemap_SystemMemory) || \ + ((REMAP) == SYSCFG_MemoryRemap_SRAM)) + +/** + * @} + */ + +/** @defgroup SYSCFG_DMA_Remap_Config + * @{ + */ +#define SYSCFG_DMARemap_TIM3 SYSCFG_CFGR1_TIM3_DMA_RMP /* Remap TIM3 DMA requests from channel4 to channel6, + available only for STM32F072 devices */ +#define SYSCFG_DMARemap_TIM2 SYSCFG_CFGR1_TIM2_DMA_RMP /* Remap TIM2 DMA requests from channel3/4 to channel7, + available only for STM32F072 devices */ +#define SYSCFG_DMARemap_TIM1 SYSCFG_CFGR1_TIM1_DMA_RMP /* Remap TIM1 DMA requests from channel2/3/4 to channel6, + available only for STM32F072 devices */ +#define SYSCFG_DMARemap_I2C1 SYSCFG_CFGR1_I2C1_DMA_RMP /* Remap I2C1 DMA requests from channel3/2 to channel7/6, + available only for STM32F072 devices */ +#define SYSCFG_DMARemap_USART3 SYSCFG_CFGR1_USART3_DMA_RMP /* Remap USART3 DMA requests from channel6/7 to channel3/2, + available only for STM32F072 devices */ +#define SYSCFG_DMARemap_USART2 SYSCFG_CFGR1_USART2_DMA_RMP /* Remap USART2 DMA requests from channel4/5 to channel6/7, + available only for STM32F072 devices */ +#define SYSCFG_DMARemap_SPI2 SYSCFG_CFGR1_SPI2_DMA_RMP /* Remap SPI2 DMA requests from channel4/5 to channel6/7, + available only for STM32F072 devices */ +#define SYSCFG_DMARemap_TIM17_2 SYSCFG_CFGR1_TIM17_DMA_RMP2 /* Remap TIM17 DMA requests from channel1/2 to channel7, + available only for STM32F072 devices */ +#define SYSCFG_DMARemap_TIM16_2 SYSCFG_CFGR1_TIM16_DMA_RMP2 /* Remap TIM16 DMA requests from channel3/4 to channel6, + available only for STM32F072 devices */ +#define SYSCFG_DMARemap_TIM17 SYSCFG_CFGR1_TIM17_DMA_RMP /* Remap TIM17 DMA requests from channel1 to channel2 */ +#define SYSCFG_DMARemap_TIM16 SYSCFG_CFGR1_TIM16_DMA_RMP /* Remap TIM16 DMA requests from channel3 to channel4 */ +#define SYSCFG_DMARemap_USART1Rx SYSCFG_CFGR1_USART1RX_DMA_RMP /* Remap USART1 Rx DMA requests from channel3 to channel5 */ +#define SYSCFG_DMARemap_USART1Tx SYSCFG_CFGR1_USART1TX_DMA_RMP /* Remap USART1 Tx DMA requests from channel2 to channel4 */ +#define SYSCFG_DMARemap_ADC1 SYSCFG_CFGR1_ADC_DMA_RMP /* Remap ADC1 DMA requests from channel1 to channel2 */ + +#define IS_SYSCFG_DMA_REMAP(REMAP) (((REMAP) == SYSCFG_DMARemap_TIM17) || \ + ((REMAP) == SYSCFG_DMARemap_TIM16) || \ + ((REMAP) == SYSCFG_DMARemap_USART1Rx) || \ + ((REMAP) == SYSCFG_DMARemap_USART1Tx) || \ + ((REMAP) == SYSCFG_CFGR1_TIM3_DMA_RMP) || \ + ((REMAP) == SYSCFG_CFGR1_TIM2_DMA_RMP) || \ + ((REMAP) == SYSCFG_CFGR1_TIM1_DMA_RMP) || \ + ((REMAP) == SYSCFG_CFGR1_I2C1_DMA_RMP) || \ + ((REMAP) == SYSCFG_CFGR1_USART3_DMA_RMP) || \ + ((REMAP) == SYSCFG_CFGR1_USART2_DMA_RMP) || \ + ((REMAP) == SYSCFG_CFGR1_SPI2_DMA_RMP) || \ + ((REMAP) == SYSCFG_CFGR1_TIM17_DMA_RMP2) || \ + ((REMAP) == SYSCFG_CFGR1_TIM16_DMA_RMP2) || \ + ((REMAP) == SYSCFG_DMARemap_ADC1)) + +/** + * @} + */ + +/** @defgroup SYSCFG_I2C_FastModePlus_Config + * @{ + */ +#define SYSCFG_I2CFastModePlus_PB6 SYSCFG_CFGR1_I2C_FMP_PB6 /* Enable Fast Mode Plus on PB6 */ +#define SYSCFG_I2CFastModePlus_PB7 SYSCFG_CFGR1_I2C_FMP_PB7 /* Enable Fast Mode Plus on PB7 */ +#define SYSCFG_I2CFastModePlus_PB8 SYSCFG_CFGR1_I2C_FMP_PB8 /* Enable Fast Mode Plus on PB8 */ +#define SYSCFG_I2CFastModePlus_PB9 SYSCFG_CFGR1_I2C_FMP_PB9 /* Enable Fast Mode Plus on PB9 */ +#define SYSCFG_I2CFastModePlus_I2C1 SYSCFG_CFGR1_I2C_FMP_I2C1 /* Enable Fast Mode Plus on PB10, PB11, PF6 and PF7(only for STM32F0031 and STM32F030 devices) */ +#define SYSCFG_I2CFastModePlus_I2C2 SYSCFG_CFGR1_I2C_FMP_I2C2 /* Enable Fast Mode Plus on I2C2 pins, available only for STM32F072 devices */ +#define SYSCFG_I2CFastModePlus_PA9 SYSCFG_CFGR1_I2C_FMP_PA9 /* Enable Fast Mode Plus on PA9 (only for STM32F031 and STM32F030 devices) */ +#define SYSCFG_I2CFastModePlus_PA10 SYSCFG_CFGR1_I2C_FMP_PA10/* Enable Fast Mode Plus on PA10(only for STM32F031 and STM32F030 devices) */ + +#define IS_SYSCFG_I2C_FMP(PIN) (((PIN) == SYSCFG_I2CFastModePlus_PB6) || \ + ((PIN) == SYSCFG_I2CFastModePlus_PB7) || \ + ((PIN) == SYSCFG_I2CFastModePlus_PB8) || \ + ((PIN) == SYSCFG_I2CFastModePlus_PB9) || \ + ((PIN) == SYSCFG_I2CFastModePlus_I2C1) || \ + ((PIN) == SYSCFG_I2CFastModePlus_I2C2) || \ + ((PIN) == SYSCFG_I2CFastModePlus_PA9) || \ + ((PIN) == SYSCFG_I2CFastModePlus_PA10)) + + +/** + * @} + */ + +/** @defgroup SYSCFG_Lock_Config + * @{ + */ +#define SYSCFG_Break_PVD SYSCFG_CFGR2_PVD_LOCK /*!< Connects the PVD event to the Break Input of TIM1, not available for STM32F030 devices */ +#define SYSCFG_Break_SRAMParity SYSCFG_CFGR2_SRAM_PARITY_LOCK /*!< Connects the SRAM_PARITY error signal to the Break Input of TIM1 */ +#define SYSCFG_Break_Lockup SYSCFG_CFGR2_LOCKUP_LOCK /*!< Connects Lockup output of CortexM0 to the break input of TIM1 */ + +#define IS_SYSCFG_LOCK_CONFIG(CONFIG) (((CONFIG) == SYSCFG_Break_PVD) || \ + ((CONFIG) == SYSCFG_Break_SRAMParity) || \ + ((CONFIG) == SYSCFG_Break_Lockup)) + +/** + * @} + */ + +/** @defgroup SYSCFG_flags_definition + * @{ + */ + +#define SYSCFG_FLAG_PE SYSCFG_CFGR2_SRAM_PE + +#define IS_SYSCFG_FLAG(FLAG) (((FLAG) == SYSCFG_FLAG_PE)) + +/** + * @} + */ + +/** @defgroup SYSCFG_ISR_WRAPPER + * @{ + */ +#define SYSCFG_ITLINE0 ((uint32_t) 0x00000000) +#define SYSCFG_ITLINE1 ((uint32_t) 0x00000001) +#define SYSCFG_ITLINE2 ((uint32_t) 0x00000002) +#define SYSCFG_ITLINE3 ((uint32_t) 0x00000003) +#define SYSCFG_ITLINE4 ((uint32_t) 0x00000004) +#define SYSCFG_ITLINE5 ((uint32_t) 0x00000005) +#define SYSCFG_ITLINE6 ((uint32_t) 0x00000006) +#define SYSCFG_ITLINE7 ((uint32_t) 0x00000007) +#define SYSCFG_ITLINE8 ((uint32_t) 0x00000008) +#define SYSCFG_ITLINE9 ((uint32_t) 0x00000009) +#define SYSCFG_ITLINE10 ((uint32_t) 0x0000000A) +#define SYSCFG_ITLINE11 ((uint32_t) 0x0000000B) +#define SYSCFG_ITLINE12 ((uint32_t) 0x0000000C) +#define SYSCFG_ITLINE13 ((uint32_t) 0x0000000D) +#define SYSCFG_ITLINE14 ((uint32_t) 0x0000000E) +#define SYSCFG_ITLINE15 ((uint32_t) 0x0000000F) +#define SYSCFG_ITLINE16 ((uint32_t) 0x00000010) +#define SYSCFG_ITLINE17 ((uint32_t) 0x00000011) +#define SYSCFG_ITLINE18 ((uint32_t) 0x00000012) +#define SYSCFG_ITLINE19 ((uint32_t) 0x00000013) +#define SYSCFG_ITLINE20 ((uint32_t) 0x00000014) +#define SYSCFG_ITLINE21 ((uint32_t) 0x00000015) +#define SYSCFG_ITLINE22 ((uint32_t) 0x00000016) +#define SYSCFG_ITLINE23 ((uint32_t) 0x00000017) +#define SYSCFG_ITLINE24 ((uint32_t) 0x00000018) +#define SYSCFG_ITLINE25 ((uint32_t) 0x00000019) +#define SYSCFG_ITLINE26 ((uint32_t) 0x0000001A) +#define SYSCFG_ITLINE27 ((uint32_t) 0x0000001B) +#define SYSCFG_ITLINE28 ((uint32_t) 0x0000001C) +#define SYSCFG_ITLINE29 ((uint32_t) 0x0000001D) +#define SYSCFG_ITLINE30 ((uint32_t) 0x0000001E) +#define SYSCFG_ITLINE31 ((uint32_t) 0x0000001F) + +#define ITLINE_EWDG ((uint32_t) ((SYSCFG_ITLINE0 << 0x18) | SYSCFG_ITLINE0_SR_EWDG)) /* EWDG Interrupt */ +#define ITLINE_PVDOUT ((uint32_t) ((SYSCFG_ITLINE1 << 0x18) | SYSCFG_ITLINE1_SR_PVDOUT)) /* Power voltage detection Interrupt */ +#define ITLINE_VDDIO2 ((uint32_t) ((SYSCFG_ITLINE1 << 0x18) | SYSCFG_ITLINE1_SR_VDDIO2)) /* VDDIO2 Interrupt */ +#define ITLINE_RTC_WAKEUP ((uint32_t) ((SYSCFG_ITLINE2 << 0x18) | SYSCFG_ITLINE2_SR_RTC_WAKEUP)) /* RTC WAKEUP -> exti[20] Interrupt */ +#define ITLINE_RTC_TSTAMP ((uint32_t) ((SYSCFG_ITLINE2 << 0x18) | SYSCFG_ITLINE2_SR_RTC_TSTAMP)) /* RTC Time Stamp -> exti[19] interrupt */ +#define ITLINE_RTC_ALRA ((uint32_t) ((SYSCFG_ITLINE2 << 0x18) | SYSCFG_ITLINE2_SR_RTC_ALRA)) /* RTC Alarm -> exti[17] interrupt */ +#define ITLINE_FLASH_ITF ((uint32_t) ((SYSCFG_ITLINE3 << 0x18) | SYSCFG_ITLINE3_SR_FLASH_ITF)) /* Flash ITF Interrupt */ +#define ITLINE_CRS ((uint32_t) ((SYSCFG_ITLINE4 << 0x18) | SYSCFG_ITLINE4_SR_CRS)) /* CRS Interrupt */ +#define ITLINE_CLK_CTRL ((uint32_t) ((SYSCFG_ITLINE4 << 0x18) | SYSCFG_ITLINE4_SR_CLK_CTRL)) /* CLK Control Interrupt */ +#define ITLINE_EXTI0 ((uint32_t) ((SYSCFG_ITLINE5 << 0x18) | SYSCFG_ITLINE5_SR_EXTI0)) /* External Interrupt 0 */ +#define ITLINE_EXTI1 ((uint32_t) ((SYSCFG_ITLINE5 << 0x18) | SYSCFG_ITLINE5_SR_EXTI1)) /* External Interrupt 1 */ +#define ITLINE_EXTI2 ((uint32_t) ((SYSCFG_ITLINE6 << 0x18) | SYSCFG_ITLINE6_SR_EXTI2)) /* External Interrupt 2 */ +#define ITLINE_EXTI3 ((uint32_t) ((SYSCFG_ITLINE6 << 0x18) | SYSCFG_ITLINE6_SR_EXTI3)) /* External Interrupt 3 */ +#define ITLINE_EXTI4 ((uint32_t) ((SYSCFG_ITLINE7 << 0x18) | SYSCFG_ITLINE7_SR_EXTI4)) /* EXTI4 Interrupt */ +#define ITLINE_EXTI5 ((uint32_t) ((SYSCFG_ITLINE7 << 0x18) | SYSCFG_ITLINE7_SR_EXTI5)) /* EXTI5 Interrupt */ +#define ITLINE_EXTI6 ((uint32_t) ((SYSCFG_ITLINE7 << 0x18) | SYSCFG_ITLINE7_SR_EXTI6)) /* EXTI6 Interrupt */ +#define ITLINE_EXTI7 ((uint32_t) ((SYSCFG_ITLINE7 << 0x18) | SYSCFG_ITLINE7_SR_EXTI7)) /* EXTI7 Interrupt */ +#define ITLINE_EXTI8 ((uint32_t) ((SYSCFG_ITLINE7 << 0x18) | SYSCFG_ITLINE7_SR_EXTI8)) /* EXTI8 Interrupt */ +#define ITLINE_EXTI9 ((uint32_t) ((SYSCFG_ITLINE7 << 0x18) | SYSCFG_ITLINE7_SR_EXTI9)) /* EXTI9 Interrupt */ +#define ITLINE_EXTI10 ((uint32_t) ((SYSCFG_ITLINE7 << 0x18) | SYSCFG_ITLINE7_SR_EXTI10)) /* EXTI10 Interrupt */ +#define ITLINE_EXTI11 ((uint32_t) ((SYSCFG_ITLINE7 << 0x18) | SYSCFG_ITLINE7_SR_EXTI11)) /* EXTI11 Interrupt */ +#define ITLINE_EXTI12 ((uint32_t) ((SYSCFG_ITLINE7 << 0x18) | SYSCFG_ITLINE7_SR_EXTI12)) /* EXTI12 Interrupt */ +#define ITLINE_EXTI13 ((uint32_t) ((SYSCFG_ITLINE7 << 0x18) | SYSCFG_ITLINE7_SR_EXTI13)) /* EXTI13 Interrupt */ +#define ITLINE_EXTI14 ((uint32_t) ((SYSCFG_ITLINE7 << 0x18) | SYSCFG_ITLINE7_SR_EXTI14)) /* EXTI14 Interrupt */ +#define ITLINE_EXTI15 ((uint32_t) ((SYSCFG_ITLINE7 << 0x18) | SYSCFG_ITLINE7_SR_EXTI15)) /* EXTI15 Interrupt */ +#define ITLINE_TSC_EOA ((uint32_t) ((SYSCFG_ITLINE8 << 0x18) | SYSCFG_ITLINE8_SR_TSC_EOA)) /* Touch control EOA Interrupt */ +#define ITLINE_TSC_MCE ((uint32_t) ((SYSCFG_ITLINE8 << 0x18) | SYSCFG_ITLINE8_SR_TSC_MCE)) /* Touch control MCE Interrupt */ +#define ITLINE_DMA1_CH1 ((uint32_t) ((SYSCFG_ITLINE9 << 0x18) | SYSCFG_ITLINE9_SR_DMA1_CH1)) /* DMA1 Channel 1 Interrupt */ +#define ITLINE_DMA1_CH2 ((uint32_t) ((SYSCFG_ITLINE10 << 0x18) | SYSCFG_ITLINE10_SR_DMA1_CH2)) /* DMA1 Channel 2 Interrupt */ +#define ITLINE_DMA1_CH3 ((uint32_t) ((SYSCFG_ITLINE10 << 0x18) | SYSCFG_ITLINE10_SR_DMA1_CH3)) /* DMA1 Channel 3 Interrupt */ +#define ITLINE_DMA2_CH1 ((uint32_t) ((SYSCFG_ITLINE10 << 0x18) | SYSCFG_ITLINE10_SR_DMA2_CH1)) /* DMA2 Channel 1 Interrupt */ +#define ITLINE_DMA2_CH2 ((uint32_t) ((SYSCFG_ITLINE10 << 0x18) | SYSCFG_ITLINE10_SR_DMA2_CH2)) /* DMA2 Channel 2 Interrupt */ +#define ITLINE_DMA1_CH4 ((uint32_t) ((SYSCFG_ITLINE11 << 0x18) | SYSCFG_ITLINE11_SR_DMA1_CH4)) /* DMA1 Channel 4 Interrupt */ +#define ITLINE_DMA1_CH5 ((uint32_t) ((SYSCFG_ITLINE11 << 0x18) | SYSCFG_ITLINE11_SR_DMA1_CH5)) /* DMA1 Channel 5 Interrupt */ +#define ITLINE_DMA1_CH6 ((uint32_t) ((SYSCFG_ITLINE11 << 0x18) | SYSCFG_ITLINE11_SR_DMA1_CH6)) /* DMA1 Channel 6 Interrupt */ +#define ITLINE_DMA1_CH7 ((uint32_t) ((SYSCFG_ITLINE11 << 0x18) | SYSCFG_ITLINE11_SR_DMA1_CH7)) /* DMA1 Channel 7 Interrupt */ +#define ITLINE_DMA2_CH3 ((uint32_t) ((SYSCFG_ITLINE11 << 0x18) | SYSCFG_ITLINE11_SR_DMA2_CH3)) /* DMA2 Channel 3 Interrupt */ +#define ITLINE_DMA2_CH4 ((uint32_t) ((SYSCFG_ITLINE11 << 0x18) | SYSCFG_ITLINE11_SR_DMA2_CH4)) /* DMA2 Channel 4 Interrupt */ +#define ITLINE_DMA2_CH5 ((uint32_t) ((SYSCFG_ITLINE11 << 0x18) | SYSCFG_ITLINE11_SR_DMA2_CH5)) /* DMA2 Channel 5 Interrupt */ +#define ITLINE_ADC ((uint32_t) ((SYSCFG_ITLINE12 << 0x18) | SYSCFG_ITLINE12_SR_ADC)) /* ADC Interrupt */ +#define ITLINE_COMP1 ((uint32_t) ((SYSCFG_ITLINE12 << 0x18) | SYSCFG_ITLINE12_SR_COMP1)) /* COMP1 Interrupt -> exti[21] */ +#define ITLINE_COMP2 ((uint32_t) ((SYSCFG_ITLINE12 << 0x18) | SYSCFG_ITLINE12_SR_COMP2)) /* COMP2 Interrupt -> exti[21] */ +#define ITLINE_TIM1_BRK ((uint32_t) ((SYSCFG_ITLINE13 << 0x18) | SYSCFG_ITLINE13_SR_TIM1_BRK)) /* TIM1 BRK Interrupt */ +#define ITLINE_TIM1_UPD ((uint32_t) ((SYSCFG_ITLINE13 << 0x18) | SYSCFG_ITLINE13_SR_TIM1_UPD)) /* TIM1 UPD Interrupt */ +#define ITLINE_TIM1_TRG ((uint32_t) ((SYSCFG_ITLINE13 << 0x18) | SYSCFG_ITLINE13_SR_TIM1_TRG)) /* TIM1 TRG Interrupt */ +#define ITLINE_TIM1_CCU ((uint32_t) ((SYSCFG_ITLINE13 << 0x18) | SYSCFG_ITLINE13_SR_TIM1_CCU)) /* TIM1 CCU Interrupt */ +#define ITLINE_TIM1_CC ((uint32_t) ((SYSCFG_ITLINE14 << 0x18) | SYSCFG_ITLINE14_SR_TIM1_CC)) /* TIM1 CC Interrupt */ +#define ITLINE_TIM2 ((uint32_t) ((SYSCFG_ITLINE15 << 0x18) | SYSCFG_ITLINE15_SR_TIM2_GLB)) /* TIM2 Interrupt */ +#define ITLINE_TIM3 ((uint32_t) ((SYSCFG_ITLINE16 << 0x18) | SYSCFG_ITLINE16_SR_TIM3_GLB)) /* TIM3 Interrupt */ +#define ITLINE_DAC ((uint32_t) ((SYSCFG_ITLINE17 << 0x18) | SYSCFG_ITLINE17_SR_DAC)) /* DAC Interrupt */ +#define ITLINE_TIM6 ((uint32_t) ((SYSCFG_ITLINE17 << 0x18) | SYSCFG_ITLINE17_SR_TIM6_GLB)) /* TIM6 Interrupt */ +#define ITLINE_TIM7 ((uint32_t) ((SYSCFG_ITLINE18 << 0x18) | SYSCFG_ITLINE18_SR_TIM7_GLB)) /* TIM7 Interrupt */ +#define ITLINE_TIM14 ((uint32_t) ((SYSCFG_ITLINE19 << 0x18) | SYSCFG_ITLINE19_SR_TIM14_GLB)) /* TIM14 Interrupt */ +#define ITLINE_TIM15 ((uint32_t) ((SYSCFG_ITLINE20 << 0x18) | SYSCFG_ITLINE20_SR_TIM15_GLB)) /* TIM15 Interrupt */ +#define ITLINE_TIM16 ((uint32_t) ((SYSCFG_ITLINE21 << 0x18) | SYSCFG_ITLINE21_SR_TIM16_GLB)) /* TIM16 Interrupt */ +#define ITLINE_TIM17 ((uint32_t) ((SYSCFG_ITLINE22 << 0x18) | SYSCFG_ITLINE22_SR_TIM17_GLB)) /* TIM17 Interrupt */ +#define ITLINE_I2C1 ((uint32_t) ((SYSCFG_ITLINE23 << 0x18) | SYSCFG_ITLINE23_SR_I2C1_GLB)) /* I2C1 Interrupt -> exti[23] */ +#define ITLINE_I2C2 ((uint32_t) ((SYSCFG_ITLINE24 << 0x18) | SYSCFG_ITLINE24_SR_I2C2_GLB)) /* I2C2 Interrupt */ +#define ITLINE_SPI1 ((uint32_t) ((SYSCFG_ITLINE25 << 0x18) | SYSCFG_ITLINE25_SR_SPI1)) /* I2C1 Interrupt -> exti[23] */ +#define ITLINE_SPI2 ((uint32_t) ((SYSCFG_ITLINE26 << 0x18) | SYSCFG_ITLINE26_SR_SPI2)) /* SPI1 Interrupt */ +#define ITLINE_USART1 ((uint32_t) ((SYSCFG_ITLINE27 << 0x18) | SYSCFG_ITLINE27_SR_USART1_GLB)) /*!< USART1 GLB Interrupt -> exti[25] */ +#define ITLINE_USART2 ((uint32_t) ((SYSCFG_ITLINE28 << 0x18) | SYSCFG_ITLINE28_SR_USART2_GLB)) /*!< USART2 GLB Interrupt -> exti[26] */ +#define ITLINE_USART3 ((uint32_t) ((SYSCFG_ITLINE29 << 0x18) | SYSCFG_ITLINE29_SR_USART3_GLB)) /* USART3 Interrupt */ +#define ITLINE_USART4 ((uint32_t) ((SYSCFG_ITLINE29 << 0x18) | SYSCFG_ITLINE29_SR_USART4_GLB)) /* USART4 Interrupt */ +#define ITLINE_USART5 ((uint32_t) ((SYSCFG_ITLINE29 << 0x18) | SYSCFG_ITLINE29_SR_USART5_GLB)) /* USART5 Interrupt */ +#define ITLINE_USART6 ((uint32_t) ((SYSCFG_ITLINE29 << 0x18) | SYSCFG_ITLINE29_SR_USART6_GLB)) /* USART6 Interrupt */ +#define ITLINE_USART7 ((uint32_t) ((SYSCFG_ITLINE29 << 0x18) | SYSCFG_ITLINE29_SR_USART7_GLB)) /* USART7 Interrupt */ +#define ITLINE_USART8 ((uint32_t) ((SYSCFG_ITLINE29 << 0x18) | SYSCFG_ITLINE29_SR_USART8_GLB)) /* USART8 Interrupt */ +#define ITLINE_CAN ((uint32_t) ((SYSCFG_ITLINE30 << 0x18) | SYSCFG_ITLINE30_SR_CAN)) /* CAN Interrupt */ +#define ITLINE_CEC ((uint32_t) ((SYSCFG_ITLINE30 << 0x18) | SYSCFG_ITLINE30_SR_CEC)) /* CEC Interrupt -> exti[27] */ + +#define IS_SYSCFG_ITLINE(LINE) (((LINE) == ITLINE_EWDG) || \ + ((LINE) == ITLINE_PVDOUT) || \ + ((LINE) == ITLINE_VDDIO2) || \ + ((LINE) == ITLINE_RTC_WAKEUP) || \ + ((LINE) == ITLINE_RTC_TSTAMP) || \ + ((LINE) == ITLINE_RTC_ALRA) || \ + ((LINE) == ITLINE_FLASH_ITF) || \ + ((LINE) == ITLINE_CRS) || \ + ((LINE) == ITLINE_CLK_CTRL) || \ + ((LINE) == ITLINE_EXTI0) || \ + ((LINE) == ITLINE_EXTI1) || \ + ((LINE) == ITLINE_EXTI2) || \ + ((LINE) == ITLINE_EXTI3) || \ + ((LINE) == ITLINE_EXTI4) || \ + ((LINE) == ITLINE_EXTI5) || \ + ((LINE) == ITLINE_EXTI6) || \ + ((LINE) == ITLINE_EXTI7) || \ + ((LINE) == ITLINE_EXTI8) || \ + ((LINE) == ITLINE_EXTI9) || \ + ((LINE) == ITLINE_EXTI10) || \ + ((LINE) == ITLINE_EXTI11) || \ + ((LINE) == ITLINE_EXTI12) || \ + ((LINE) == ITLINE_EXTI13) || \ + ((LINE) == ITLINE_EXTI14) || \ + ((LINE) == ITLINE_EXTI15) || \ + ((LINE) == ITLINE_TSC_EOA) || \ + ((LINE) == ITLINE_TSC_MCE) || \ + ((LINE) == ITLINE_DMA1_CH1) || \ + ((LINE) == ITLINE_DMA1_CH2) || \ + ((LINE) == ITLINE_DMA1_CH3) || \ + ((LINE) == ITLINE_DMA1_CH4) || \ + ((LINE) == ITLINE_DMA1_CH5) || \ + ((LINE) == ITLINE_DMA1_CH6) || \ + ((LINE) == ITLINE_DMA1_CH7) || \ + ((LINE) == ITLINE_DMA2_CH1) || \ + ((LINE) == ITLINE_DMA2_CH2) || \ + ((LINE) == ITLINE_DMA2_CH3) || \ + ((LINE) == ITLINE_DMA2_CH4) || \ + ((LINE) == ITLINE_DMA2_CH5) || \ + ((LINE) == ITLINE_ADC) || \ + ((LINE) == ITLINE_COMP1) || \ + ((LINE) == ITLINE_COMP2) || \ + ((LINE) == ITLINE_TIM1_BRK) || \ + ((LINE) == ITLINE_TIM1_UPD) || \ + ((LINE) == ITLINE_TIM1_TRG) || \ + ((LINE) == ITLINE_TIM1_CCU) || \ + ((LINE) == ITLINE_TIM1_CC) || \ + ((LINE) == ITLINE_TIM2) || \ + ((LINE) == ITLINE_TIM3) || \ + ((LINE) == ITLINE_DAC) || \ + ((LINE) == ITLINE_TIM6) || \ + ((LINE) == ITLINE_TIM7) || \ + ((LINE) == ITLINE_TIM14) || \ + ((LINE) == ITLINE_TIM15) || \ + ((LINE) == ITLINE_TIM16) || \ + ((LINE) == ITLINE_TIM17) || \ + ((LINE) == ITLINE_I2C1) || \ + ((LINE) == ITLINE_I2C2) || \ + ((LINE) == ITLINE_SPI1) || \ + ((LINE) == ITLINE_SPI2) || \ + ((LINE) == ITLINE_USART1) || \ + ((LINE) == ITLINE_USART2) || \ + ((LINE) == ITLINE_USART3) || \ + ((LINE) == ITLINE_USART4) || \ + ((LINE) == ITLINE_USART5) || \ + ((LINE) == ITLINE_USART6) || \ + ((LINE) == ITLINE_USART7) || \ + ((LINE) == ITLINE_USART8) || \ + ((LINE) == ITLINE_CAN) || \ + ((LINE) == ITLINE_CEC)) + +/** + * @} + */ +/** @defgroup IRDA_ENV_SEL + * @{ + */ +#define SYSCFG_IRDA_ENV_SEL_TIM16 (SYSCFG_CFGR1_IRDA_ENV_SEL_0&SYSCFG_CFGR1_IRDA_ENV_SEL_1) /* Timer16 is selected as IRDA Modulation envelope source */ +#define SYSCFG_IRDA_ENV_SEL_USART1 (SYSCFG_CFGR1_IRDA_ENV_SEL_0) /* USART1 is selected as IRDA Modulation envelope source.*/ +#define SYSCFG_IRDA_ENV_SEL_USART4 (SYSCFG_CFGR1_IRDA_ENV_SEL_1) /* USART4 is selected as IRDA Modulation envelope source.*/ + +#define IS_SYSCFG_IRDA_ENV(ENV) (((ENV) == SYSCFG_IRDA_ENV_SEL_TIM16) || \ + ((ENV) == SYSCFG_IRDA_ENV_SEL_USART1) || \ + ((ENV) == SYSCFG_IRDA_ENV_SEL_USART4)) +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ + +/* Function used to set the SYSCFG configuration to the default reset state **/ +void SYSCFG_DeInit(void); + +/* SYSCFG configuration functions *********************************************/ +void SYSCFG_MemoryRemapConfig(uint32_t SYSCFG_MemoryRemap); +void SYSCFG_DMAChannelRemapConfig(uint32_t SYSCFG_DMARemap, FunctionalState NewState); +void SYSCFG_I2CFastModePlusConfig(uint32_t SYSCFG_I2CFastModePlus, FunctionalState NewState); +void SYSCFG_IRDAEnvSelection(uint32_t SYSCFG_IRDAEnv); +void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex); +uint32_t SYSCFG_GetPendingIT(uint32_t ITSourceLine); +void SYSCFG_BreakConfig(uint32_t SYSCFG_Break); +FlagStatus SYSCFG_GetFlagStatus(uint32_t SYSCFG_Flag); +void SYSCFG_ClearFlag(uint32_t SYSCFG_Flag); + +#ifdef __cplusplus +} +#endif + +#endif /*__STM32F0XX_SYSCFG_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/include/stm32f0-stdperiph/stm32f0xx_tim.h b/system/include/stm32f0-stdperiph/stm32f0xx_tim.h new file mode 100644 index 0000000..47a509d --- /dev/null +++ b/system/include/stm32f0-stdperiph/stm32f0xx_tim.h @@ -0,0 +1,1186 @@ +/** + ****************************************************************************** + * @file stm32f0xx_tim.h + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file contains all the functions prototypes for the TIM + * firmware library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F0XX_TIM_H +#define __STM32F0XX_TIM_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup TIM + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief TIM Time Base Init structure definition + * @note This sturcture is used with all TIMx. + */ + +typedef struct +{ + uint16_t TIM_Prescaler; /*!< Specifies the prescaler value used to divide the TIM clock. + This parameter can be a number between 0x0000 and 0xFFFF */ + + uint16_t TIM_CounterMode; /*!< Specifies the counter mode. + This parameter can be a value of @ref TIM_Counter_Mode */ + + uint32_t TIM_Period; /*!< Specifies the period value to be loaded into the active + Auto-Reload Register at the next update event. + This parameter must be a number between 0x0000 and 0xFFFF. */ + + uint16_t TIM_ClockDivision; /*!< Specifies the clock division. + This parameter can be a value of @ref TIM_Clock_Division_CKD */ + + uint8_t TIM_RepetitionCounter; /*!< Specifies the repetition counter value. Each time the RCR downcounter + reaches zero, an update event is generated and counting restarts + from the RCR value (N). + This means in PWM mode that (N+1) corresponds to: + - the number of PWM periods in edge-aligned mode + - the number of half PWM period in center-aligned mode + This parameter must be a number between 0x00 and 0xFF. + @note This parameter is valid only for TIM1. */ +} TIM_TimeBaseInitTypeDef; + +/** + * @brief TIM Output Compare Init structure definition + */ + +typedef struct +{ + uint16_t TIM_OCMode; /*!< Specifies the TIM mode. + This parameter can be a value of @ref TIM_Output_Compare_and_PWM_modes */ + + uint16_t TIM_OutputState; /*!< Specifies the TIM Output Compare state. + This parameter can be a value of @ref TIM_Output_Compare_state */ + + uint16_t TIM_OutputNState; /*!< Specifies the TIM complementary Output Compare state. + This parameter can be a value of @ref TIM_Output_Compare_N_state + @note This parameter is valid only for TIM1. */ + + uint32_t TIM_Pulse; /*!< Specifies the pulse value to be loaded into the Capture Compare Register. + This parameter can be a number between 0x0000 and 0xFFFF ( or 0xFFFFFFFF + for TIM2) */ + + uint16_t TIM_OCPolarity; /*!< Specifies the output polarity. + This parameter can be a value of @ref TIM_Output_Compare_Polarity */ + + uint16_t TIM_OCNPolarity; /*!< Specifies the complementary output polarity. + This parameter can be a value of @ref TIM_Output_Compare_N_Polarity + @note This parameter is valid only for TIM1. */ + + uint16_t TIM_OCIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. + This parameter can be a value of @ref TIM_Output_Compare_Idle_State + @note This parameter is valid only for TIM1. */ + + uint16_t TIM_OCNIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. + This parameter can be a value of @ref TIM_Output_Compare_N_Idle_State + @note This parameter is valid only for TIM1. */ +} TIM_OCInitTypeDef; + +/** + * @brief TIM Input Capture Init structure definition + */ + +typedef struct +{ + + uint16_t TIM_Channel; /*!< Specifies the TIM channel. + This parameter can be a value of @ref TIM_Channel */ + + uint16_t TIM_ICPolarity; /*!< Specifies the active edge of the input signal. + This parameter can be a value of @ref TIM_Input_Capture_Polarity */ + + uint16_t TIM_ICSelection; /*!< Specifies the input. + This parameter can be a value of @ref TIM_Input_Capture_Selection */ + + uint16_t TIM_ICPrescaler; /*!< Specifies the Input Capture Prescaler. + This parameter can be a value of @ref TIM_Input_Capture_Prescaler */ + + uint16_t TIM_ICFilter; /*!< Specifies the input capture filter. + This parameter can be a number between 0x0 and 0xF */ +} TIM_ICInitTypeDef; + +/** + * @brief TIM_BDTR structure definition + * @note This sturcture is used only with TIM1. + */ + +typedef struct +{ + + uint16_t TIM_OSSRState; /*!< Specifies the Off-State selection used in Run mode. + This parameter can be a value of @ref TIM_OSSR_Off_State_Selection_for_Run_mode_state */ + + uint16_t TIM_OSSIState; /*!< Specifies the Off-State used in Idle state. + This parameter can be a value of @ref TIM_OSSI_Off_State_Selection_for_Idle_mode_state */ + + uint16_t TIM_LOCKLevel; /*!< Specifies the LOCK level parameters. + This parameter can be a value of @ref TIM_Lock_level */ + + uint16_t TIM_DeadTime; /*!< Specifies the delay time between the switching-off and the + switching-on of the outputs. + This parameter can be a number between 0x00 and 0xFF */ + + uint16_t TIM_Break; /*!< Specifies whether the TIM Break input is enabled or not. + This parameter can be a value of @ref TIM_Break_Input_enable_disable */ + + uint16_t TIM_BreakPolarity; /*!< Specifies the TIM Break Input pin polarity. + This parameter can be a value of @ref TIM_Break_Polarity */ + + uint16_t TIM_AutomaticOutput; /*!< Specifies whether the TIM Automatic Output feature is enabled or not. + This parameter can be a value of @ref TIM_AOE_Bit_Set_Reset */ +} TIM_BDTRInitTypeDef; + +/** + * @brief TIM Input Capture Init structure definition + */ + +/* Exported constants --------------------------------------------------------*/ + + +/** @defgroup TIM_Exported_constants + * @{ + */ + +#define IS_TIM_ALL_PERIPH(PERIPH) (((PERIPH) == TIM1) || \ + ((PERIPH) == TIM2) || \ + ((PERIPH) == TIM3) || \ + ((PERIPH) == TIM6) || \ + ((PERIPH) == TIM7) || \ + ((PERIPH) == TIM14)|| \ + ((PERIPH) == TIM15)|| \ + ((PERIPH) == TIM16)|| \ + ((PERIPH) == TIM17)) + +/* LIST1: TIM 1 */ +#define IS_TIM_LIST1_PERIPH(PERIPH) ((PERIPH) == TIM1) + +/* LIST2: TIM 1, 15, 16 and 17 */ +#define IS_TIM_LIST2_PERIPH(PERIPH) (((PERIPH) == TIM1) || \ + ((PERIPH) == TIM15)|| \ + ((PERIPH) == TIM16)|| \ + ((PERIPH) == TIM17)) + +/* LIST3: TIM 1, 2 and 3 */ +#define IS_TIM_LIST3_PERIPH(PERIPH) (((PERIPH) == TIM1) || \ + ((PERIPH) == TIM2) || \ + ((PERIPH) == TIM3)) + +/* LIST4: TIM 1, 2, 3, 14, 15, 16 and 17 */ +#define IS_TIM_LIST4_PERIPH(PERIPH) (((PERIPH) == TIM1) || \ + ((PERIPH) == TIM2) || \ + ((PERIPH) == TIM3) || \ + ((PERIPH) == TIM14) || \ + ((PERIPH) == TIM15)|| \ + ((PERIPH) == TIM16)|| \ + ((PERIPH) == TIM17)) + +/* LIST5: TIM 1, 2, 3, 15, 16 and 17 */ +#define IS_TIM_LIST5_PERIPH(PERIPH) (((PERIPH) == TIM1) || \ + ((PERIPH) == TIM2) || \ + ((PERIPH) == TIM3) || \ + ((PERIPH) == TIM15)|| \ + ((PERIPH) == TIM16)|| \ + ((PERIPH) == TIM17)) + +/* LIST6: TIM 1, 2, 3 and 15 */ +#define IS_TIM_LIST6_PERIPH(PERIPH) (((PERIPH) == TIM1) || \ + ((PERIPH) == TIM2) || \ + ((PERIPH) == TIM3) || \ + ((PERIPH) == TIM15)) + +/* LIST7: TIM 1, 2, 3, 6, 7 and 14 */ +#define IS_TIM_LIST7_PERIPH(PERIPH) (((PERIPH) == TIM1) || \ + ((PERIPH) == TIM2) || \ + ((PERIPH) == TIM3) || \ + ((PERIPH) == TIM6) || \ + ((PERIPH) == TIM7) || \ + ((PERIPH) == TIM14)) + +/* LIST8: TIM 1, 2, 3 and 14 */ +#define IS_TIM_LIST8_PERIPH(PERIPH) (((PERIPH) == TIM1) || \ + ((PERIPH) == TIM2) || \ + ((PERIPH) == TIM3) || \ + ((PERIPH) == TIM14)) + +/* LIST9: TIM 1, 2, 3, 6, 7 and 15 */ +#define IS_TIM_LIST9_PERIPH(PERIPH) (((PERIPH) == TIM1) || \ + ((PERIPH) == TIM2) || \ + ((PERIPH) == TIM3) || \ + ((PERIPH) == TIM6) || \ + ((PERIPH) == TIM7) || \ + ((PERIPH) == TIM15)) + +/* LIST10: TIM 1, 2, 3, 6, 7, 15, 16 and 17 */ +#define IS_TIM_LIST10_PERIPH(PERIPH) (((PERIPH) == TIM1) || \ + ((PERIPH) == TIM2) || \ + ((PERIPH) == TIM3) || \ + ((PERIPH) == TIM6) || \ + ((PERIPH) == TIM7) || \ + ((PERIPH) == TIM15)|| \ + ((PERIPH) == TIM16)|| \ + ((PERIPH) == TIM17)) + +/* LIST1: TIM 11 */ +#define IS_TIM_LIST11_PERIPH(PERIPH) ((PERIPH) == TIM14) + + +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_and_PWM_modes + * @{ + */ + +#define TIM_OCMode_Timing ((uint16_t)0x0000) +#define TIM_OCMode_Active ((uint16_t)0x0010) +#define TIM_OCMode_Inactive ((uint16_t)0x0020) +#define TIM_OCMode_Toggle ((uint16_t)0x0030) +#define TIM_OCMode_PWM1 ((uint16_t)0x0060) +#define TIM_OCMode_PWM2 ((uint16_t)0x0070) +#define IS_TIM_OC_MODE(MODE) (((MODE) == TIM_OCMode_Timing) || \ + ((MODE) == TIM_OCMode_Active) || \ + ((MODE) == TIM_OCMode_Inactive) || \ + ((MODE) == TIM_OCMode_Toggle)|| \ + ((MODE) == TIM_OCMode_PWM1) || \ + ((MODE) == TIM_OCMode_PWM2)) +#define IS_TIM_OCM(MODE) (((MODE) == TIM_OCMode_Timing) || \ + ((MODE) == TIM_OCMode_Active) || \ + ((MODE) == TIM_OCMode_Inactive) || \ + ((MODE) == TIM_OCMode_Toggle)|| \ + ((MODE) == TIM_OCMode_PWM1) || \ + ((MODE) == TIM_OCMode_PWM2) || \ + ((MODE) == TIM_ForcedAction_Active) || \ + ((MODE) == TIM_ForcedAction_InActive)) +/** + * @} + */ + +/** @defgroup TIM_One_Pulse_Mode + * @{ + */ + +#define TIM_OPMode_Single ((uint16_t)0x0008) +#define TIM_OPMode_Repetitive ((uint16_t)0x0000) +#define IS_TIM_OPM_MODE(MODE) (((MODE) == TIM_OPMode_Single) || \ + ((MODE) == TIM_OPMode_Repetitive)) +/** + * @} + */ + +/** @defgroup TIM_Channel + * @{ + */ + +#define TIM_Channel_1 ((uint16_t)0x0000) +#define TIM_Channel_2 ((uint16_t)0x0004) +#define TIM_Channel_3 ((uint16_t)0x0008) +#define TIM_Channel_4 ((uint16_t)0x000C) + +#define IS_TIM_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) || \ + ((CHANNEL) == TIM_Channel_2) || \ + ((CHANNEL) == TIM_Channel_3) || \ + ((CHANNEL) == TIM_Channel_4)) +#define IS_TIM_COMPLEMENTARY_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) || \ + ((CHANNEL) == TIM_Channel_2) || \ + ((CHANNEL) == TIM_Channel_3)) +#define IS_TIM_PWMI_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) || \ + ((CHANNEL) == TIM_Channel_2)) + +/** + * @} + */ + +/** @defgroup TIM_Clock_Division_CKD + * @{ + */ + +#define TIM_CKD_DIV1 ((uint16_t)0x0000) +#define TIM_CKD_DIV2 ((uint16_t)0x0100) +#define TIM_CKD_DIV4 ((uint16_t)0x0200) +#define IS_TIM_CKD_DIV(DIV) (((DIV) == TIM_CKD_DIV1) || \ + ((DIV) == TIM_CKD_DIV2) || \ + ((DIV) == TIM_CKD_DIV4)) +/** + * @} + */ + +/** @defgroup TIM_Counter_Mode + * @{ + */ + +#define TIM_CounterMode_Up ((uint16_t)0x0000) +#define TIM_CounterMode_Down ((uint16_t)0x0010) +#define TIM_CounterMode_CenterAligned1 ((uint16_t)0x0020) +#define TIM_CounterMode_CenterAligned2 ((uint16_t)0x0040) +#define TIM_CounterMode_CenterAligned3 ((uint16_t)0x0060) +#define IS_TIM_COUNTER_MODE(MODE) (((MODE) == TIM_CounterMode_Up) || \ + ((MODE) == TIM_CounterMode_Down) || \ + ((MODE) == TIM_CounterMode_CenterAligned1) || \ + ((MODE) == TIM_CounterMode_CenterAligned2) || \ + ((MODE) == TIM_CounterMode_CenterAligned3)) +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_Polarity + * @{ + */ + +#define TIM_OCPolarity_High ((uint16_t)0x0000) +#define TIM_OCPolarity_Low ((uint16_t)0x0002) +#define IS_TIM_OC_POLARITY(POLARITY) (((POLARITY) == TIM_OCPolarity_High) || \ + ((POLARITY) == TIM_OCPolarity_Low)) +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_N_Polarity + * @{ + */ + +#define TIM_OCNPolarity_High ((uint16_t)0x0000) +#define TIM_OCNPolarity_Low ((uint16_t)0x0008) +#define IS_TIM_OCN_POLARITY(POLARITY) (((POLARITY) == TIM_OCNPolarity_High) || \ + ((POLARITY) == TIM_OCNPolarity_Low)) +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_state + * @{ + */ + +#define TIM_OutputState_Disable ((uint16_t)0x0000) +#define TIM_OutputState_Enable ((uint16_t)0x0001) +#define IS_TIM_OUTPUT_STATE(STATE) (((STATE) == TIM_OutputState_Disable) || \ + ((STATE) == TIM_OutputState_Enable)) +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_N_state + * @{ + */ + +#define TIM_OutputNState_Disable ((uint16_t)0x0000) +#define TIM_OutputNState_Enable ((uint16_t)0x0004) +#define IS_TIM_OUTPUTN_STATE(STATE) (((STATE) == TIM_OutputNState_Disable) || \ + ((STATE) == TIM_OutputNState_Enable)) +/** + * @} + */ + +/** @defgroup TIM_Capture_Compare_state + * @{ + */ + +#define TIM_CCx_Enable ((uint16_t)0x0001) +#define TIM_CCx_Disable ((uint16_t)0x0000) +#define IS_TIM_CCX(CCX) (((CCX) == TIM_CCx_Enable) || \ + ((CCX) == TIM_CCx_Disable)) +/** + * @} + */ + +/** @defgroup TIM_Capture_Compare_N_state + * @{ + */ + +#define TIM_CCxN_Enable ((uint16_t)0x0004) +#define TIM_CCxN_Disable ((uint16_t)0x0000) +#define IS_TIM_CCXN(CCXN) (((CCXN) == TIM_CCxN_Enable) || \ + ((CCXN) == TIM_CCxN_Disable)) +/** + * @} + */ + +/** @defgroup TIM_Break_Input_enable_disable + * @{ + */ + +#define TIM_Break_Enable ((uint16_t)0x1000) +#define TIM_Break_Disable ((uint16_t)0x0000) +#define IS_TIM_BREAK_STATE(STATE) (((STATE) == TIM_Break_Enable) || \ + ((STATE) == TIM_Break_Disable)) +/** + * @} + */ + +/** @defgroup TIM_Break_Polarity + * @{ + */ + +#define TIM_BreakPolarity_Low ((uint16_t)0x0000) +#define TIM_BreakPolarity_High ((uint16_t)0x2000) +#define IS_TIM_BREAK_POLARITY(POLARITY) (((POLARITY) == TIM_BreakPolarity_Low) || \ + ((POLARITY) == TIM_BreakPolarity_High)) +/** + * @} + */ + +/** @defgroup TIM_AOE_Bit_Set_Reset + * @{ + */ + +#define TIM_AutomaticOutput_Enable ((uint16_t)0x4000) +#define TIM_AutomaticOutput_Disable ((uint16_t)0x0000) +#define IS_TIM_AUTOMATIC_OUTPUT_STATE(STATE) (((STATE) == TIM_AutomaticOutput_Enable) || \ + ((STATE) == TIM_AutomaticOutput_Disable)) +/** + * @} + */ + +/** @defgroup TIM_Lock_level + * @{ + */ + +#define TIM_LOCKLevel_OFF ((uint16_t)0x0000) +#define TIM_LOCKLevel_1 ((uint16_t)0x0100) +#define TIM_LOCKLevel_2 ((uint16_t)0x0200) +#define TIM_LOCKLevel_3 ((uint16_t)0x0300) +#define IS_TIM_LOCK_LEVEL(LEVEL) (((LEVEL) == TIM_LOCKLevel_OFF) || \ + ((LEVEL) == TIM_LOCKLevel_1) || \ + ((LEVEL) == TIM_LOCKLevel_2) || \ + ((LEVEL) == TIM_LOCKLevel_3)) +/** + * @} + */ + +/** @defgroup TIM_OSSI_Off_State_Selection_for_Idle_mode_state + * @{ + */ + +#define TIM_OSSIState_Enable ((uint16_t)0x0400) +#define TIM_OSSIState_Disable ((uint16_t)0x0000) +#define IS_TIM_OSSI_STATE(STATE) (((STATE) == TIM_OSSIState_Enable) || \ + ((STATE) == TIM_OSSIState_Disable)) +/** + * @} + */ + +/** @defgroup TIM_OSSR_Off_State_Selection_for_Run_mode_state + * @{ + */ + +#define TIM_OSSRState_Enable ((uint16_t)0x0800) +#define TIM_OSSRState_Disable ((uint16_t)0x0000) +#define IS_TIM_OSSR_STATE(STATE) (((STATE) == TIM_OSSRState_Enable) || \ + ((STATE) == TIM_OSSRState_Disable)) +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_Idle_State + * @{ + */ + +#define TIM_OCIdleState_Set ((uint16_t)0x0100) +#define TIM_OCIdleState_Reset ((uint16_t)0x0000) +#define IS_TIM_OCIDLE_STATE(STATE) (((STATE) == TIM_OCIdleState_Set) || \ + ((STATE) == TIM_OCIdleState_Reset)) +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_N_Idle_State + * @{ + */ + +#define TIM_OCNIdleState_Set ((uint16_t)0x0200) +#define TIM_OCNIdleState_Reset ((uint16_t)0x0000) +#define IS_TIM_OCNIDLE_STATE(STATE) (((STATE) == TIM_OCNIdleState_Set) || \ + ((STATE) == TIM_OCNIdleState_Reset)) +/** + * @} + */ + +/** @defgroup TIM_Input_Capture_Polarity + * @{ + */ + +#define TIM_ICPolarity_Rising ((uint16_t)0x0000) +#define TIM_ICPolarity_Falling ((uint16_t)0x0002) +#define TIM_ICPolarity_BothEdge ((uint16_t)0x000A) +#define IS_TIM_IC_POLARITY(POLARITY) (((POLARITY) == TIM_ICPolarity_Rising) || \ + ((POLARITY) == TIM_ICPolarity_Falling)|| \ + ((POLARITY) == TIM_ICPolarity_BothEdge)) +/** + * @} + */ + +/** @defgroup TIM_Input_Capture_Selection + * @{ + */ + +#define TIM_ICSelection_DirectTI ((uint16_t)0x0001) /*!< TIM Input 1, 2, 3 or 4 is selected to be + connected to IC1, IC2, IC3 or IC4, respectively */ +#define TIM_ICSelection_IndirectTI ((uint16_t)0x0002) /*!< TIM Input 1, 2, 3 or 4 is selected to be + connected to IC2, IC1, IC4 or IC3, respectively. */ +#define TIM_ICSelection_TRC ((uint16_t)0x0003) /*!< TIM Input 1, 2, 3 or 4 is selected to be connected to TRC. */ +#define IS_TIM_IC_SELECTION(SELECTION) (((SELECTION) == TIM_ICSelection_DirectTI) || \ + ((SELECTION) == TIM_ICSelection_IndirectTI) || \ + ((SELECTION) == TIM_ICSelection_TRC)) +/** + * @} + */ + +/** @defgroup TIM_Input_Capture_Prescaler + * @{ + */ + +#define TIM_ICPSC_DIV1 ((uint16_t)0x0000) /*!< Capture performed each time an edge is detected on the capture input. */ +#define TIM_ICPSC_DIV2 ((uint16_t)0x0004) /*!< Capture performed once every 2 events. */ +#define TIM_ICPSC_DIV4 ((uint16_t)0x0008) /*!< Capture performed once every 4 events. */ +#define TIM_ICPSC_DIV8 ((uint16_t)0x000C) /*!< Capture performed once every 8 events. */ +#define IS_TIM_IC_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ICPSC_DIV1) || \ + ((PRESCALER) == TIM_ICPSC_DIV2) || \ + ((PRESCALER) == TIM_ICPSC_DIV4) || \ + ((PRESCALER) == TIM_ICPSC_DIV8)) +/** + * @} + */ + +/** @defgroup TIM_interrupt_sources + * @{ + */ + +#define TIM_IT_Update ((uint16_t)0x0001) +#define TIM_IT_CC1 ((uint16_t)0x0002) +#define TIM_IT_CC2 ((uint16_t)0x0004) +#define TIM_IT_CC3 ((uint16_t)0x0008) +#define TIM_IT_CC4 ((uint16_t)0x0010) +#define TIM_IT_COM ((uint16_t)0x0020) +#define TIM_IT_Trigger ((uint16_t)0x0040) +#define TIM_IT_Break ((uint16_t)0x0080) +#define IS_TIM_IT(IT) ((((IT) & (uint16_t)0xFF00) == 0x0000) && ((IT) != 0x0000)) + +#define IS_TIM_GET_IT(IT) (((IT) == TIM_IT_Update) || \ + ((IT) == TIM_IT_CC1) || \ + ((IT) == TIM_IT_CC2) || \ + ((IT) == TIM_IT_CC3) || \ + ((IT) == TIM_IT_CC4) || \ + ((IT) == TIM_IT_COM) || \ + ((IT) == TIM_IT_Trigger) || \ + ((IT) == TIM_IT_Break)) +/** + * @} + */ + +/** @defgroup TIM_DMA_Base_address + * @{ + */ + +#define TIM_DMABase_CR1 ((uint16_t)0x0000) +#define TIM_DMABase_CR2 ((uint16_t)0x0001) +#define TIM_DMABase_SMCR ((uint16_t)0x0002) +#define TIM_DMABase_DIER ((uint16_t)0x0003) +#define TIM_DMABase_SR ((uint16_t)0x0004) +#define TIM_DMABase_EGR ((uint16_t)0x0005) +#define TIM_DMABase_CCMR1 ((uint16_t)0x0006) +#define TIM_DMABase_CCMR2 ((uint16_t)0x0007) +#define TIM_DMABase_CCER ((uint16_t)0x0008) +#define TIM_DMABase_CNT ((uint16_t)0x0009) +#define TIM_DMABase_PSC ((uint16_t)0x000A) +#define TIM_DMABase_ARR ((uint16_t)0x000B) +#define TIM_DMABase_RCR ((uint16_t)0x000C) +#define TIM_DMABase_CCR1 ((uint16_t)0x000D) +#define TIM_DMABase_CCR2 ((uint16_t)0x000E) +#define TIM_DMABase_CCR3 ((uint16_t)0x000F) +#define TIM_DMABase_CCR4 ((uint16_t)0x0010) +#define TIM_DMABase_BDTR ((uint16_t)0x0011) +#define TIM_DMABase_DCR ((uint16_t)0x0012) +#define TIM_DMABase_OR ((uint16_t)0x0013) +#define IS_TIM_DMA_BASE(BASE) (((BASE) == TIM_DMABase_CR1) || \ + ((BASE) == TIM_DMABase_CR2) || \ + ((BASE) == TIM_DMABase_SMCR) || \ + ((BASE) == TIM_DMABase_DIER) || \ + ((BASE) == TIM_DMABase_SR) || \ + ((BASE) == TIM_DMABase_EGR) || \ + ((BASE) == TIM_DMABase_CCMR1) || \ + ((BASE) == TIM_DMABase_CCMR2) || \ + ((BASE) == TIM_DMABase_CCER) || \ + ((BASE) == TIM_DMABase_CNT) || \ + ((BASE) == TIM_DMABase_PSC) || \ + ((BASE) == TIM_DMABase_ARR) || \ + ((BASE) == TIM_DMABase_RCR) || \ + ((BASE) == TIM_DMABase_CCR1) || \ + ((BASE) == TIM_DMABase_CCR2) || \ + ((BASE) == TIM_DMABase_CCR3) || \ + ((BASE) == TIM_DMABase_CCR4) || \ + ((BASE) == TIM_DMABase_BDTR) || \ + ((BASE) == TIM_DMABase_DCR) || \ + ((BASE) == TIM_DMABase_OR)) +/** + * @} + */ + + +/** @defgroup TIM_DMA_Burst_Length + * @{ + */ + +#define TIM_DMABurstLength_1Transfer ((uint16_t)0x0000) +#define TIM_DMABurstLength_2Transfers ((uint16_t)0x0100) +#define TIM_DMABurstLength_3Transfers ((uint16_t)0x0200) +#define TIM_DMABurstLength_4Transfers ((uint16_t)0x0300) +#define TIM_DMABurstLength_5Transfers ((uint16_t)0x0400) +#define TIM_DMABurstLength_6Transfers ((uint16_t)0x0500) +#define TIM_DMABurstLength_7Transfers ((uint16_t)0x0600) +#define TIM_DMABurstLength_8Transfers ((uint16_t)0x0700) +#define TIM_DMABurstLength_9Transfers ((uint16_t)0x0800) +#define TIM_DMABurstLength_10Transfers ((uint16_t)0x0900) +#define TIM_DMABurstLength_11Transfers ((uint16_t)0x0A00) +#define TIM_DMABurstLength_12Transfers ((uint16_t)0x0B00) +#define TIM_DMABurstLength_13Transfers ((uint16_t)0x0C00) +#define TIM_DMABurstLength_14Transfers ((uint16_t)0x0D00) +#define TIM_DMABurstLength_15Transfers ((uint16_t)0x0E00) +#define TIM_DMABurstLength_16Transfers ((uint16_t)0x0F00) +#define TIM_DMABurstLength_17Transfers ((uint16_t)0x1000) +#define TIM_DMABurstLength_18Transfers ((uint16_t)0x1100) +#define IS_TIM_DMA_LENGTH(LENGTH) (((LENGTH) == TIM_DMABurstLength_1Transfer) || \ + ((LENGTH) == TIM_DMABurstLength_2Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_3Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_4Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_5Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_6Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_7Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_8Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_9Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_10Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_11Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_12Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_13Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_14Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_15Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_16Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_17Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_18Transfers)) +/** + * @} + */ + +/** @defgroup TIM_DMA_sources + * @{ + */ + +#define TIM_DMA_Update ((uint16_t)0x0100) +#define TIM_DMA_CC1 ((uint16_t)0x0200) +#define TIM_DMA_CC2 ((uint16_t)0x0400) +#define TIM_DMA_CC3 ((uint16_t)0x0800) +#define TIM_DMA_CC4 ((uint16_t)0x1000) +#define TIM_DMA_COM ((uint16_t)0x2000) +#define TIM_DMA_Trigger ((uint16_t)0x4000) +#define IS_TIM_DMA_SOURCE(SOURCE) ((((SOURCE) & (uint16_t)0x80FF) == 0x0000) && ((SOURCE) != 0x0000)) + +/** + * @} + */ + +/** @defgroup TIM_External_Trigger_Prescaler + * @{ + */ + +#define TIM_ExtTRGPSC_OFF ((uint16_t)0x0000) +#define TIM_ExtTRGPSC_DIV2 ((uint16_t)0x1000) +#define TIM_ExtTRGPSC_DIV4 ((uint16_t)0x2000) +#define TIM_ExtTRGPSC_DIV8 ((uint16_t)0x3000) +#define IS_TIM_EXT_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ExtTRGPSC_OFF) || \ + ((PRESCALER) == TIM_ExtTRGPSC_DIV2) || \ + ((PRESCALER) == TIM_ExtTRGPSC_DIV4) || \ + ((PRESCALER) == TIM_ExtTRGPSC_DIV8)) +/** + * @} + */ + +/** @defgroup TIM_Internal_Trigger_Selection + * @{ + */ + +#define TIM_TS_ITR0 ((uint16_t)0x0000) +#define TIM_TS_ITR1 ((uint16_t)0x0010) +#define TIM_TS_ITR2 ((uint16_t)0x0020) +#define TIM_TS_ITR3 ((uint16_t)0x0030) +#define TIM_TS_TI1F_ED ((uint16_t)0x0040) +#define TIM_TS_TI1FP1 ((uint16_t)0x0050) +#define TIM_TS_TI2FP2 ((uint16_t)0x0060) +#define TIM_TS_ETRF ((uint16_t)0x0070) +#define IS_TIM_TRIGGER_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) || \ + ((SELECTION) == TIM_TS_ITR1) || \ + ((SELECTION) == TIM_TS_ITR2) || \ + ((SELECTION) == TIM_TS_ITR3) || \ + ((SELECTION) == TIM_TS_TI1F_ED) || \ + ((SELECTION) == TIM_TS_TI1FP1) || \ + ((SELECTION) == TIM_TS_TI2FP2) || \ + ((SELECTION) == TIM_TS_ETRF)) +#define IS_TIM_INTERNAL_TRIGGER_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) || \ + ((SELECTION) == TIM_TS_ITR1) || \ + ((SELECTION) == TIM_TS_ITR2) || \ + ((SELECTION) == TIM_TS_ITR3)) +/** + * @} + */ + +/** @defgroup TIM_TIx_External_Clock_Source + * @{ + */ + +#define TIM_TIxExternalCLK1Source_TI1 ((uint16_t)0x0050) +#define TIM_TIxExternalCLK1Source_TI2 ((uint16_t)0x0060) +#define TIM_TIxExternalCLK1Source_TI1ED ((uint16_t)0x0040) + +/** + * @} + */ + +/** @defgroup TIM_External_Trigger_Polarity + * @{ + */ +#define TIM_ExtTRGPolarity_Inverted ((uint16_t)0x8000) +#define TIM_ExtTRGPolarity_NonInverted ((uint16_t)0x0000) +#define IS_TIM_EXT_POLARITY(POLARITY) (((POLARITY) == TIM_ExtTRGPolarity_Inverted) || \ + ((POLARITY) == TIM_ExtTRGPolarity_NonInverted)) +/** + * @} + */ + +/** @defgroup TIM_Prescaler_Reload_Mode + * @{ + */ + +#define TIM_PSCReloadMode_Update ((uint16_t)0x0000) +#define TIM_PSCReloadMode_Immediate ((uint16_t)0x0001) +#define IS_TIM_PRESCALER_RELOAD(RELOAD) (((RELOAD) == TIM_PSCReloadMode_Update) || \ + ((RELOAD) == TIM_PSCReloadMode_Immediate)) +/** + * @} + */ + +/** @defgroup TIM_Forced_Action + * @{ + */ + +#define TIM_ForcedAction_Active ((uint16_t)0x0050) +#define TIM_ForcedAction_InActive ((uint16_t)0x0040) +#define IS_TIM_FORCED_ACTION(ACTION) (((ACTION) == TIM_ForcedAction_Active) || \ + ((ACTION) == TIM_ForcedAction_InActive)) +/** + * @} + */ + +/** @defgroup TIM_Encoder_Mode + * @{ + */ + +#define TIM_EncoderMode_TI1 ((uint16_t)0x0001) +#define TIM_EncoderMode_TI2 ((uint16_t)0x0002) +#define TIM_EncoderMode_TI12 ((uint16_t)0x0003) +#define IS_TIM_ENCODER_MODE(MODE) (((MODE) == TIM_EncoderMode_TI1) || \ + ((MODE) == TIM_EncoderMode_TI2) || \ + ((MODE) == TIM_EncoderMode_TI12)) +/** + * @} + */ + + +/** @defgroup TIM_Event_Source + * @{ + */ + +#define TIM_EventSource_Update ((uint16_t)0x0001) +#define TIM_EventSource_CC1 ((uint16_t)0x0002) +#define TIM_EventSource_CC2 ((uint16_t)0x0004) +#define TIM_EventSource_CC3 ((uint16_t)0x0008) +#define TIM_EventSource_CC4 ((uint16_t)0x0010) +#define TIM_EventSource_COM ((uint16_t)0x0020) +#define TIM_EventSource_Trigger ((uint16_t)0x0040) +#define TIM_EventSource_Break ((uint16_t)0x0080) +#define IS_TIM_EVENT_SOURCE(SOURCE) ((((SOURCE) & (uint16_t)0xFF00) == 0x0000) && ((SOURCE) != 0x0000)) + +/** + * @} + */ + +/** @defgroup TIM_Update_Source + * @{ + */ + +#define TIM_UpdateSource_Global ((uint16_t)0x0000) /*!< Source of update is the counter overflow/underflow + or the setting of UG bit, or an update generation + through the slave mode controller. */ +#define TIM_UpdateSource_Regular ((uint16_t)0x0001) /*!< Source of update is counter overflow/underflow. */ +#define IS_TIM_UPDATE_SOURCE(SOURCE) (((SOURCE) == TIM_UpdateSource_Global) || \ + ((SOURCE) == TIM_UpdateSource_Regular)) +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_Preload_State + * @{ + */ + +#define TIM_OCPreload_Enable ((uint16_t)0x0008) +#define TIM_OCPreload_Disable ((uint16_t)0x0000) +#define IS_TIM_OCPRELOAD_STATE(STATE) (((STATE) == TIM_OCPreload_Enable) || \ + ((STATE) == TIM_OCPreload_Disable)) +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_Fast_State + * @{ + */ + +#define TIM_OCFast_Enable ((uint16_t)0x0004) +#define TIM_OCFast_Disable ((uint16_t)0x0000) +#define IS_TIM_OCFAST_STATE(STATE) (((STATE) == TIM_OCFast_Enable) || \ + ((STATE) == TIM_OCFast_Disable)) + +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_Clear_State + * @{ + */ + +#define TIM_OCClear_Enable ((uint16_t)0x0080) +#define TIM_OCClear_Disable ((uint16_t)0x0000) +#define IS_TIM_OCCLEAR_STATE(STATE) (((STATE) == TIM_OCClear_Enable) || \ + ((STATE) == TIM_OCClear_Disable)) +/** + * @} + */ + +/** @defgroup TIM_Trigger_Output_Source + * @{ + */ + +#define TIM_TRGOSource_Reset ((uint16_t)0x0000) +#define TIM_TRGOSource_Enable ((uint16_t)0x0010) +#define TIM_TRGOSource_Update ((uint16_t)0x0020) +#define TIM_TRGOSource_OC1 ((uint16_t)0x0030) +#define TIM_TRGOSource_OC1Ref ((uint16_t)0x0040) +#define TIM_TRGOSource_OC2Ref ((uint16_t)0x0050) +#define TIM_TRGOSource_OC3Ref ((uint16_t)0x0060) +#define TIM_TRGOSource_OC4Ref ((uint16_t)0x0070) +#define IS_TIM_TRGO_SOURCE(SOURCE) (((SOURCE) == TIM_TRGOSource_Reset) || \ + ((SOURCE) == TIM_TRGOSource_Enable) || \ + ((SOURCE) == TIM_TRGOSource_Update) || \ + ((SOURCE) == TIM_TRGOSource_OC1) || \ + ((SOURCE) == TIM_TRGOSource_OC1Ref) || \ + ((SOURCE) == TIM_TRGOSource_OC2Ref) || \ + ((SOURCE) == TIM_TRGOSource_OC3Ref) || \ + ((SOURCE) == TIM_TRGOSource_OC4Ref)) +/** + * @} + */ + +/** @defgroup TIM_Slave_Mode + * @{ + */ + +#define TIM_SlaveMode_Reset ((uint16_t)0x0004) +#define TIM_SlaveMode_Gated ((uint16_t)0x0005) +#define TIM_SlaveMode_Trigger ((uint16_t)0x0006) +#define TIM_SlaveMode_External1 ((uint16_t)0x0007) +#define IS_TIM_SLAVE_MODE(MODE) (((MODE) == TIM_SlaveMode_Reset) || \ + ((MODE) == TIM_SlaveMode_Gated) || \ + ((MODE) == TIM_SlaveMode_Trigger) || \ + ((MODE) == TIM_SlaveMode_External1)) +/** + * @} + */ + +/** @defgroup TIM_Master_Slave_Mode + * @{ + */ + +#define TIM_MasterSlaveMode_Enable ((uint16_t)0x0080) +#define TIM_MasterSlaveMode_Disable ((uint16_t)0x0000) +#define IS_TIM_MSM_STATE(STATE) (((STATE) == TIM_MasterSlaveMode_Enable) || \ + ((STATE) == TIM_MasterSlaveMode_Disable)) +/** + * @} + */ + +/** @defgroup TIM_Flags + * @{ + */ + +#define TIM_FLAG_Update ((uint16_t)0x0001) +#define TIM_FLAG_CC1 ((uint16_t)0x0002) +#define TIM_FLAG_CC2 ((uint16_t)0x0004) +#define TIM_FLAG_CC3 ((uint16_t)0x0008) +#define TIM_FLAG_CC4 ((uint16_t)0x0010) +#define TIM_FLAG_COM ((uint16_t)0x0020) +#define TIM_FLAG_Trigger ((uint16_t)0x0040) +#define TIM_FLAG_Break ((uint16_t)0x0080) +#define TIM_FLAG_CC1OF ((uint16_t)0x0200) +#define TIM_FLAG_CC2OF ((uint16_t)0x0400) +#define TIM_FLAG_CC3OF ((uint16_t)0x0800) +#define TIM_FLAG_CC4OF ((uint16_t)0x1000) +#define IS_TIM_GET_FLAG(FLAG) (((FLAG) == TIM_FLAG_Update) || \ + ((FLAG) == TIM_FLAG_CC1) || \ + ((FLAG) == TIM_FLAG_CC2) || \ + ((FLAG) == TIM_FLAG_CC3) || \ + ((FLAG) == TIM_FLAG_CC4) || \ + ((FLAG) == TIM_FLAG_COM) || \ + ((FLAG) == TIM_FLAG_Trigger) || \ + ((FLAG) == TIM_FLAG_Break) || \ + ((FLAG) == TIM_FLAG_CC1OF) || \ + ((FLAG) == TIM_FLAG_CC2OF) || \ + ((FLAG) == TIM_FLAG_CC3OF) || \ + ((FLAG) == TIM_FLAG_CC4OF)) + + +#define IS_TIM_CLEAR_FLAG(TIM_FLAG) ((((TIM_FLAG) & (uint16_t)0xE100) == 0x0000) && ((TIM_FLAG) != 0x0000)) +/** + * @} + */ + + +/** @defgroup TIM_Input_Capture_Filer_Value + * @{ + */ + +#define IS_TIM_IC_FILTER(ICFILTER) ((ICFILTER) <= 0xF) +/** + * @} + */ + +/** @defgroup TIM_External_Trigger_Filter + * @{ + */ + +#define IS_TIM_EXT_FILTER(EXTFILTER) ((EXTFILTER) <= 0xF) +/** + * @} + */ + +/** @defgroup TIM_OCReferenceClear + * @{ + */ +#define TIM_OCReferenceClear_ETRF ((uint16_t)0x0008) +#define TIM_OCReferenceClear_OCREFCLR ((uint16_t)0x0000) +#define TIM_OCREFERENCECECLEAR_SOURCE(SOURCE) (((SOURCE) == TIM_OCReferenceClear_ETRF) || \ + ((SOURCE) == TIM_OCReferenceClear_OCREFCLR)) + +/** + * @} + */ +/** @defgroup TIM_Remap + * @{ + */ +#define TIM14_GPIO ((uint16_t)0x0000) +#define TIM14_RTC_CLK ((uint16_t)0x0001) +#define TIM14_HSEDiv32 ((uint16_t)0x0002) +#define TIM14_MCO ((uint16_t)0x0003) + +#define IS_TIM_REMAP(TIM_REMAP) (((TIM_REMAP) == TIM14_GPIO)|| \ + ((TIM_REMAP) == TIM14_RTC_CLK) || \ + ((TIM_REMAP) == TIM14_HSEDiv32) || \ + ((TIM_REMAP) == TIM14_MCO)) +/** + * @} + */ + +/** @defgroup TIM_Legacy + * @{ + */ + +#define TIM_DMABurstLength_1Byte TIM_DMABurstLength_1Transfer +#define TIM_DMABurstLength_2Bytes TIM_DMABurstLength_2Transfers +#define TIM_DMABurstLength_3Bytes TIM_DMABurstLength_3Transfers +#define TIM_DMABurstLength_4Bytes TIM_DMABurstLength_4Transfers +#define TIM_DMABurstLength_5Bytes TIM_DMABurstLength_5Transfers +#define TIM_DMABurstLength_6Bytes TIM_DMABurstLength_6Transfers +#define TIM_DMABurstLength_7Bytes TIM_DMABurstLength_7Transfers +#define TIM_DMABurstLength_8Bytes TIM_DMABurstLength_8Transfers +#define TIM_DMABurstLength_9Bytes TIM_DMABurstLength_9Transfers +#define TIM_DMABurstLength_10Bytes TIM_DMABurstLength_10Transfers +#define TIM_DMABurstLength_11Bytes TIM_DMABurstLength_11Transfers +#define TIM_DMABurstLength_12Bytes TIM_DMABurstLength_12Transfers +#define TIM_DMABurstLength_13Bytes TIM_DMABurstLength_13Transfers +#define TIM_DMABurstLength_14Bytes TIM_DMABurstLength_14Transfers +#define TIM_DMABurstLength_15Bytes TIM_DMABurstLength_15Transfers +#define TIM_DMABurstLength_16Bytes TIM_DMABurstLength_16Transfers +#define TIM_DMABurstLength_17Bytes TIM_DMABurstLength_17Transfers +#define TIM_DMABurstLength_18Bytes TIM_DMABurstLength_18Transfers +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ + +/* TimeBase management ********************************************************/ +void TIM_DeInit(TIM_TypeDef* TIMx); +void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct); +void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct); +void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode); +void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode); +void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter); +void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload); +uint32_t TIM_GetCounter(TIM_TypeDef* TIMx); +uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx); +void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState); +void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource); +void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState); +void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode); +void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD); +void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState); + +/* Advanced-control timers (TIM1) specific features*******************/ +void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct); +void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct); +void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState); + +/* Output Compare management **************************************************/ +void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct); +void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct); +void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct); +void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct); +void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct); +void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode); +void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1); +void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2); +void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3); +void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4); +void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction); +void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction); +void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction); +void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction); +void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState); +void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload); +void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload); +void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload); +void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload); +void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast); +void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast); +void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast); +void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast); +void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear); +void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear); +void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear); +void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear); +void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity); +void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity); +void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity); +void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity); +void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity); +void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity); +void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity); +void TIM_SelectOCREFClear(TIM_TypeDef* TIMx, uint16_t TIM_OCReferenceClear); +void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx); +void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN); +void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState); + +/* Input Capture management ***************************************************/ +void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct); +void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct); +void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct); +uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx); +uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx); +uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx); +uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx); +void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC); +void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC); +void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC); +void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC); + +/* Interrupts, DMA and flags management ***************************************/ +void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState); +void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource); +FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG); +void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG); +ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT); +void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT); +void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength); +void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState); +void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState); + +/* Clocks management **********************************************************/ +void TIM_InternalClockConfig(TIM_TypeDef* TIMx); +void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource); +void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource, + uint16_t TIM_ICPolarity, uint16_t ICFilter); +void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, + uint16_t ExtTRGFilter); +void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, + uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter); + + +/* Synchronization management *************************************************/ +void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource); +void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource); +void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode); +void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode); +void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, + uint16_t ExtTRGFilter); + +/* Specific interface management **********************************************/ +void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode, + uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity); +void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState); + +/* Specific remapping management **********************************************/ +void TIM_RemapConfig(TIM_TypeDef* TIMx, uint16_t TIM_Remap); + + +#ifdef __cplusplus +} +#endif + +#endif /*__STM32F0XX_TIM_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/include/stm32f0-stdperiph/stm32f0xx_usart.h b/system/include/stm32f0-stdperiph/stm32f0xx_usart.h new file mode 100644 index 0000000..2e73252 --- /dev/null +++ b/system/include/stm32f0-stdperiph/stm32f0xx_usart.h @@ -0,0 +1,604 @@ +/** + ****************************************************************************** + * @file stm32f0xx_usart.h + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file contains all the functions prototypes for the USART + * firmware library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F0XX_USART_H +#define __STM32F0XX_USART_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup USART + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + + + +/** + * @brief USART Init Structure definition + */ + +typedef struct +{ + uint32_t USART_BaudRate; /*!< This member configures the USART communication baud rate. + The baud rate is computed using the following formula: + - IntegerDivider = ((PCLKx) / (16 * (USART_InitStruct->USART_BaudRate))) + - FractionalDivider = ((IntegerDivider - ((uint32_t) IntegerDivider)) * 16) + 0.5 */ + + uint32_t USART_WordLength; /*!< Specifies the number of data bits transmitted or received in a frame. + This parameter can be a value of @ref USART_Word_Length */ + + uint32_t USART_StopBits; /*!< Specifies the number of stop bits transmitted. + This parameter can be a value of @ref USART_Stop_Bits */ + + uint32_t USART_Parity; /*!< Specifies the parity mode. + This parameter can be a value of @ref USART_Parity + @note When parity is enabled, the computed parity is inserted + at the MSB position of the transmitted data (9th bit when + the word length is set to 9 data bits; 8th bit when the + word length is set to 8 data bits). */ + + uint32_t USART_Mode; /*!< Specifies wether the Receive or Transmit mode is enabled or disabled. + This parameter can be a value of @ref USART_Mode */ + + uint32_t USART_HardwareFlowControl; /*!< Specifies wether the hardware flow control mode is enabled + or disabled. + This parameter can be a value of @ref USART_Hardware_Flow_Control*/ +} USART_InitTypeDef; + +/** + * @brief USART Clock Init Structure definition + */ + +typedef struct +{ + uint32_t USART_Clock; /*!< Specifies whether the USART clock is enabled or disabled. + This parameter can be a value of @ref USART_Clock */ + + uint32_t USART_CPOL; /*!< Specifies the steady state of the serial clock. + This parameter can be a value of @ref USART_Clock_Polarity */ + + uint32_t USART_CPHA; /*!< Specifies the clock transition on which the bit capture is made. + This parameter can be a value of @ref USART_Clock_Phase */ + + uint32_t USART_LastBit; /*!< Specifies whether the clock pulse corresponding to the last transmitted + data bit (MSB) has to be output on the SCLK pin in synchronous mode. + This parameter can be a value of @ref USART_Last_Bit */ +} USART_ClockInitTypeDef; + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup USART_Exported_Constants + * @{ + */ + +#define IS_USART_ALL_PERIPH(PERIPH) (((PERIPH) == USART1) || \ + ((PERIPH) == USART2) || \ + ((PERIPH) == USART3) || \ + ((PERIPH) == USART4) || \ + ((PERIPH) == USART5) || \ + ((PERIPH) == USART6) || \ + ((PERIPH) == USART7) || \ + ((PERIPH) == USART8)) + +#define IS_USART_123_PERIPH(PERIPH) (((PERIPH) == USART1) || \ + ((PERIPH) == USART2) || \ + ((PERIPH) == USART3)) + +/** @defgroup USART_Word_Length + * @{ + */ + +#define USART_WordLength_8b ((uint32_t)0x00000000) +#define USART_WordLength_9b USART_CR1_M /* should be ((uint32_t)0x00001000) */ +#define USART_WordLength_7b ((uint32_t)0x10001000) /*!< only available for STM32F072 and STM32F030 devices */ +#define IS_USART_WORD_LENGTH(LENGTH) (((LENGTH) == USART_WordLength_8b) || \ + ((LENGTH) == USART_WordLength_9b) || \ + ((LENGTH) == USART_WordLength_7b)) +/** + * @} + */ + +/** @defgroup USART_Stop_Bits + * @{ + */ + +#define USART_StopBits_1 ((uint32_t)0x00000000) +#define USART_StopBits_2 USART_CR2_STOP_1 +#define USART_StopBits_1_5 (USART_CR2_STOP_0 | USART_CR2_STOP_1) +#define IS_USART_STOPBITS(STOPBITS) (((STOPBITS) == USART_StopBits_1) || \ + ((STOPBITS) == USART_StopBits_2) || \ + ((STOPBITS) == USART_StopBits_1_5)) +/** + * @} + */ + +/** @defgroup USART_Parity + * @{ + */ + +#define USART_Parity_No ((uint32_t)0x00000000) +#define USART_Parity_Even USART_CR1_PCE +#define USART_Parity_Odd (USART_CR1_PCE | USART_CR1_PS) +#define IS_USART_PARITY(PARITY) (((PARITY) == USART_Parity_No) || \ + ((PARITY) == USART_Parity_Even) || \ + ((PARITY) == USART_Parity_Odd)) +/** + * @} + */ + +/** @defgroup USART_Mode + * @{ + */ + +#define USART_Mode_Rx USART_CR1_RE +#define USART_Mode_Tx USART_CR1_TE +#define IS_USART_MODE(MODE) ((((MODE) & (uint32_t)0xFFFFFFF3) == 0x00) && \ + ((MODE) != (uint32_t)0x00)) +/** + * @} + */ + +/** @defgroup USART_Hardware_Flow_Control + * @{ + */ + +#define USART_HardwareFlowControl_None ((uint32_t)0x00000000) +#define USART_HardwareFlowControl_RTS USART_CR3_RTSE +#define USART_HardwareFlowControl_CTS USART_CR3_CTSE +#define USART_HardwareFlowControl_RTS_CTS (USART_CR3_RTSE | USART_CR3_CTSE) +#define IS_USART_HARDWARE_FLOW_CONTROL(CONTROL)\ + (((CONTROL) == USART_HardwareFlowControl_None) || \ + ((CONTROL) == USART_HardwareFlowControl_RTS) || \ + ((CONTROL) == USART_HardwareFlowControl_CTS) || \ + ((CONTROL) == USART_HardwareFlowControl_RTS_CTS)) +/** + * @} + */ + +/** @defgroup USART_Clock + * @{ + */ + +#define USART_Clock_Disable ((uint32_t)0x00000000) +#define USART_Clock_Enable USART_CR2_CLKEN +#define IS_USART_CLOCK(CLOCK) (((CLOCK) == USART_Clock_Disable) || \ + ((CLOCK) == USART_Clock_Enable)) +/** + * @} + */ + +/** @defgroup USART_Clock_Polarity + * @{ + */ + +#define USART_CPOL_Low ((uint32_t)0x00000000) +#define USART_CPOL_High USART_CR2_CPOL +#define IS_USART_CPOL(CPOL) (((CPOL) == USART_CPOL_Low) || ((CPOL) == USART_CPOL_High)) + +/** + * @} + */ + +/** @defgroup USART_Clock_Phase + * @{ + */ + +#define USART_CPHA_1Edge ((uint32_t)0x00000000) +#define USART_CPHA_2Edge USART_CR2_CPHA +#define IS_USART_CPHA(CPHA) (((CPHA) == USART_CPHA_1Edge) || ((CPHA) == USART_CPHA_2Edge)) + +/** + * @} + */ + +/** @defgroup USART_Last_Bit + * @{ + */ + +#define USART_LastBit_Disable ((uint32_t)0x00000000) +#define USART_LastBit_Enable USART_CR2_LBCL +#define IS_USART_LASTBIT(LASTBIT) (((LASTBIT) == USART_LastBit_Disable) || \ + ((LASTBIT) == USART_LastBit_Enable)) +/** + * @} + */ + +/** @defgroup USART_DMA_Requests + * @{ + */ + +#define USART_DMAReq_Tx USART_CR3_DMAT +#define USART_DMAReq_Rx USART_CR3_DMAR +#define IS_USART_DMAREQ(DMAREQ) ((((DMAREQ) & (uint32_t)0xFFFFFF3F) == 0x00) && \ + ((DMAREQ) != (uint32_t)0x00)) + +/** + * @} + */ + +/** @defgroup USART_DMA_Recception_Error + * @{ + */ + +#define USART_DMAOnError_Enable ((uint32_t)0x00000000) +#define USART_DMAOnError_Disable USART_CR3_DDRE +#define IS_USART_DMAONERROR(DMAERROR) (((DMAERROR) == USART_DMAOnError_Disable)|| \ + ((DMAERROR) == USART_DMAOnError_Enable)) +/** + * @} + */ + +/** @defgroup USART_MuteMode_WakeUp_methods + * @{ + */ + +#define USART_WakeUp_IdleLine ((uint32_t)0x00000000) +#define USART_WakeUp_AddressMark USART_CR1_WAKE +#define IS_USART_MUTEMODE_WAKEUP(WAKEUP) (((WAKEUP) == USART_WakeUp_IdleLine) || \ + ((WAKEUP) == USART_WakeUp_AddressMark)) +/** + * @} + */ + +/** @defgroup USART_Address_Detection + * @{ + */ + +#define USART_AddressLength_4b ((uint32_t)0x00000000) +#define USART_AddressLength_7b USART_CR2_ADDM7 +#define IS_USART_ADDRESS_DETECTION(ADDRESS) (((ADDRESS) == USART_AddressLength_4b) || \ + ((ADDRESS) == USART_AddressLength_7b)) +/** + * @} + */ + +/** @defgroup USART_StopMode_WakeUp_methods + * @note These parameters are only available for STM32F051 and STM32F072 devices + * @{ + */ + +#define USART_WakeUpSource_AddressMatch ((uint32_t)0x00000000) +#define USART_WakeUpSource_StartBit USART_CR3_WUS_1 +#define USART_WakeUpSource_RXNE (USART_CR3_WUS_0 | USART_CR3_WUS_1) +#define IS_USART_STOPMODE_WAKEUPSOURCE(SOURCE) (((SOURCE) == USART_WakeUpSource_AddressMatch) || \ + ((SOURCE) == USART_WakeUpSource_StartBit) || \ + ((SOURCE) == USART_WakeUpSource_RXNE)) +/** + * @} + */ + +/** @defgroup USART_LIN_Break_Detection_Length + * @{ + */ + +#define USART_LINBreakDetectLength_10b ((uint32_t)0x00000000) +#define USART_LINBreakDetectLength_11b USART_CR2_LBDL +#define IS_USART_LIN_BREAK_DETECT_LENGTH(LENGTH) \ + (((LENGTH) == USART_LINBreakDetectLength_10b) || \ + ((LENGTH) == USART_LINBreakDetectLength_11b)) +/** + * @} + */ + +/** @defgroup USART_IrDA_Low_Power + * @{ + */ + +#define USART_IrDAMode_LowPower USART_CR3_IRLP +#define USART_IrDAMode_Normal ((uint32_t)0x00000000) +#define IS_USART_IRDA_MODE(MODE) (((MODE) == USART_IrDAMode_LowPower) || \ + ((MODE) == USART_IrDAMode_Normal)) +/** + * @} + */ + +/** @defgroup USART_DE_Polarity + * @{ + */ + +#define USART_DEPolarity_High ((uint32_t)0x00000000) +#define USART_DEPolarity_Low USART_CR3_DEP +#define IS_USART_DE_POLARITY(POLARITY) (((POLARITY) == USART_DEPolarity_Low) || \ + ((POLARITY) == USART_DEPolarity_High)) +/** + * @} + */ + +/** @defgroup USART_Inversion_Pins + * @{ + */ + +#define USART_InvPin_Tx USART_CR2_TXINV +#define USART_InvPin_Rx USART_CR2_RXINV +#define IS_USART_INVERSTION_PIN(PIN) ((((PIN) & (uint32_t)0xFFFCFFFF) == 0x00) && \ + ((PIN) != (uint32_t)0x00)) + +/** + * @} + */ + +/** @defgroup USART_AutoBaudRate_Mode + * @{ + */ + +#define USART_AutoBaudRate_StartBit ((uint32_t)0x00000000) +#define USART_AutoBaudRate_FallingEdge USART_CR2_ABRMODE_0 +#define IS_USART_AUTOBAUDRATE_MODE(MODE) (((MODE) == USART_AutoBaudRate_StartBit) || \ + ((MODE) == USART_AutoBaudRate_FallingEdge)) +/** + * @} + */ + +/** @defgroup USART_OVR_DETECTION + * @{ + */ + +#define USART_OVRDetection_Enable ((uint32_t)0x00000000) +#define USART_OVRDetection_Disable USART_CR3_OVRDIS +#define IS_USART_OVRDETECTION(OVR) (((OVR) == USART_OVRDetection_Enable)|| \ + ((OVR) == USART_OVRDetection_Disable)) +/** + * @} + */ +/** @defgroup USART_Request + * @{ + */ + +#define USART_Request_ABRRQ USART_RQR_ABRRQ +#define USART_Request_SBKRQ USART_RQR_SBKRQ +#define USART_Request_MMRQ USART_RQR_MMRQ +#define USART_Request_RXFRQ USART_RQR_RXFRQ +#define USART_Request_TXFRQ USART_RQR_TXFRQ + +#define IS_USART_REQUEST(REQUEST) (((REQUEST) == USART_Request_TXFRQ) || \ + ((REQUEST) == USART_Request_RXFRQ) || \ + ((REQUEST) == USART_Request_MMRQ) || \ + ((REQUEST) == USART_Request_SBKRQ) || \ + ((REQUEST) == USART_Request_ABRRQ)) +/** + * @} + */ + +/** @defgroup USART_Flags + * @{ + */ +#define USART_FLAG_REACK USART_ISR_REACK +#define USART_FLAG_TEACK USART_ISR_TEACK +#define USART_FLAG_WU USART_ISR_WUF /*!< Not available for STM32F030 devices */ +#define USART_FLAG_RWU USART_ISR_RWU /*!< Not available for STM32F030 devices */ +#define USART_FLAG_SBK USART_ISR_SBKF +#define USART_FLAG_CM USART_ISR_CMF +#define USART_FLAG_BUSY USART_ISR_BUSY +#define USART_FLAG_ABRF USART_ISR_ABRF +#define USART_FLAG_ABRE USART_ISR_ABRE +#define USART_FLAG_EOB USART_ISR_EOBF /*!< Not available for STM32F030 devices */ +#define USART_FLAG_RTO USART_ISR_RTOF +#define USART_FLAG_nCTSS USART_ISR_CTS +#define USART_FLAG_CTS USART_ISR_CTSIF +#define USART_FLAG_LBD USART_ISR_LBD /*!< Not available for STM32F030 devices */ +#define USART_FLAG_TXE USART_ISR_TXE +#define USART_FLAG_TC USART_ISR_TC +#define USART_FLAG_RXNE USART_ISR_RXNE +#define USART_FLAG_IDLE USART_ISR_IDLE +#define USART_FLAG_ORE USART_ISR_ORE +#define USART_FLAG_NE USART_ISR_NE +#define USART_FLAG_FE USART_ISR_FE +#define USART_FLAG_PE USART_ISR_PE +#define IS_USART_FLAG(FLAG) (((FLAG) == USART_FLAG_PE) || ((FLAG) == USART_FLAG_TXE) || \ + ((FLAG) == USART_FLAG_TC) || ((FLAG) == USART_FLAG_RXNE) || \ + ((FLAG) == USART_FLAG_IDLE) || ((FLAG) == USART_FLAG_LBD) || \ + ((FLAG) == USART_FLAG_CTS) || ((FLAG) == USART_FLAG_ORE) || \ + ((FLAG) == USART_FLAG_NE) || ((FLAG) == USART_FLAG_FE) || \ + ((FLAG) == USART_FLAG_nCTSS) || ((FLAG) == USART_FLAG_RTO) || \ + ((FLAG) == USART_FLAG_EOB) || ((FLAG) == USART_FLAG_ABRE) || \ + ((FLAG) == USART_FLAG_ABRF) || ((FLAG) == USART_FLAG_BUSY) || \ + ((FLAG) == USART_FLAG_CM) || ((FLAG) == USART_FLAG_SBK) || \ + ((FLAG) == USART_FLAG_RWU) || ((FLAG) == USART_FLAG_WU) || \ + ((FLAG) == USART_FLAG_TEACK)|| ((FLAG) == USART_FLAG_REACK)) + +#define IS_USART_CLEAR_FLAG(FLAG) (((FLAG) == USART_FLAG_WU) || ((FLAG) == USART_FLAG_TC) || \ + ((FLAG) == USART_FLAG_IDLE) || ((FLAG) == USART_FLAG_ORE) || \ + ((FLAG) == USART_FLAG_NE) || ((FLAG) == USART_FLAG_FE) || \ + ((FLAG) == USART_FLAG_LBD) || ((FLAG) == USART_FLAG_CTS) || \ + ((FLAG) == USART_FLAG_RTO) || ((FLAG) == USART_FLAG_EOB) || \ + ((FLAG) == USART_FLAG_CM) || ((FLAG) == USART_FLAG_PE)) +/** + * @} + */ + +/** @defgroup USART_Interrupt_definition + * @brief USART Interrupt definition + * USART_IT possible values + * Elements values convention: 0xZZZZYYXX + * XX: Position of the corresponding Interrupt + * YY: Register index + * ZZZZ: Flag position + * @{ + */ + +#define USART_IT_WU ((uint32_t)0x00140316) /*!< Not available for STM32F030 devices */ +#define USART_IT_CM ((uint32_t)0x0011010E) +#define USART_IT_EOB ((uint32_t)0x000C011B) /*!< Not available for STM32F030 devices */ +#define USART_IT_RTO ((uint32_t)0x000B011A) +#define USART_IT_PE ((uint32_t)0x00000108) +#define USART_IT_TXE ((uint32_t)0x00070107) +#define USART_IT_TC ((uint32_t)0x00060106) +#define USART_IT_RXNE ((uint32_t)0x00050105) +#define USART_IT_IDLE ((uint32_t)0x00040104) +#define USART_IT_LBD ((uint32_t)0x00080206) /*!< Not available for STM32F030 devices */ +#define USART_IT_CTS ((uint32_t)0x0009030A) +#define USART_IT_ERR ((uint32_t)0x00000300) +#define USART_IT_ORE ((uint32_t)0x00030300) +#define USART_IT_NE ((uint32_t)0x00020300) +#define USART_IT_FE ((uint32_t)0x00010300) + +#define IS_USART_CONFIG_IT(IT) (((IT) == USART_IT_PE) || ((IT) == USART_IT_TXE) || \ + ((IT) == USART_IT_TC) || ((IT) == USART_IT_RXNE) || \ + ((IT) == USART_IT_IDLE) || ((IT) == USART_IT_LBD) || \ + ((IT) == USART_IT_CTS) || ((IT) == USART_IT_ERR) || \ + ((IT) == USART_IT_RTO) || ((IT) == USART_IT_EOB) || \ + ((IT) == USART_IT_CM) || ((IT) == USART_IT_WU)) + +#define IS_USART_GET_IT(IT) (((IT) == USART_IT_PE) || ((IT) == USART_IT_TXE) || \ + ((IT) == USART_IT_TC) || ((IT) == USART_IT_RXNE) || \ + ((IT) == USART_IT_IDLE) || ((IT) == USART_IT_LBD) || \ + ((IT) == USART_IT_CTS) || ((IT) == USART_IT_ORE) || \ + ((IT) == USART_IT_NE) || ((IT) == USART_IT_FE) || \ + ((IT) == USART_IT_RTO) || ((IT) == USART_IT_EOB) || \ + ((IT) == USART_IT_CM) || ((IT) == USART_IT_WU)) + +#define IS_USART_CLEAR_IT(IT) (((IT) == USART_IT_TC) || ((IT) == USART_IT_PE) || \ + ((IT) == USART_IT_FE) || ((IT) == USART_IT_NE) || \ + ((IT) == USART_IT_ORE) || ((IT) == USART_IT_IDLE) || \ + ((IT) == USART_IT_LBD) || ((IT) == USART_IT_CTS) || \ + ((IT) == USART_IT_RTO) || ((IT) == USART_IT_EOB) || \ + ((IT) == USART_IT_CM) || ((IT) == USART_IT_WU)) +/** + * @} + */ + +/** @defgroup USART_Global_definition + * @{ + */ + +#define IS_USART_BAUDRATE(BAUDRATE) (((BAUDRATE) > 0) && ((BAUDRATE) < 0x005B8D81)) +#define IS_USART_DE_ASSERTION_DEASSERTION_TIME(TIME) ((TIME) <= 0x1F) +#define IS_USART_AUTO_RETRY_COUNTER(COUNTER) ((COUNTER) <= 0x7) +#define IS_USART_TIMEOUT(TIMEOUT) ((TIMEOUT) <= 0x00FFFFFF) +#define IS_USART_DATA(DATA) ((DATA) <= 0x1FF) + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ + +/* Initialization and Configuration functions *********************************/ +void USART_DeInit(USART_TypeDef* USARTx); +void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct); +void USART_StructInit(USART_InitTypeDef* USART_InitStruct); +void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct); +void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct); +void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState); +void USART_DirectionModeCmd(USART_TypeDef* USARTx, uint32_t USART_DirectionMode, FunctionalState NewState); +void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler); /* Not available for STM32F030 devices */ +void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState); +void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState); +void USART_MSBFirstCmd(USART_TypeDef* USARTx, FunctionalState NewState); +void USART_DataInvCmd(USART_TypeDef* USARTx, FunctionalState NewState); +void USART_InvPinCmd(USART_TypeDef* USARTx, uint32_t USART_InvPin, FunctionalState NewState); +void USART_SWAPPinCmd(USART_TypeDef* USARTx, FunctionalState NewState); +void USART_ReceiverTimeOutCmd(USART_TypeDef* USARTx, FunctionalState NewState); +void USART_SetReceiverTimeOut(USART_TypeDef* USARTx, uint32_t USART_ReceiverTimeOut); + +/* STOP Mode functions ********************************************************/ +void USART_STOPModeCmd(USART_TypeDef* USARTx, FunctionalState NewState); +void USART_StopModeWakeUpSourceConfig(USART_TypeDef* USARTx, uint32_t USART_WakeUpSource); /* Not available for STM32F030 devices */ + +/* AutoBaudRate functions *****************************************************/ +void USART_AutoBaudRateCmd(USART_TypeDef* USARTx, FunctionalState NewState); +void USART_AutoBaudRateConfig(USART_TypeDef* USARTx, uint32_t USART_AutoBaudRate); + +/* Data transfers functions ***************************************************/ +void USART_SendData(USART_TypeDef* USARTx, uint16_t Data); +uint16_t USART_ReceiveData(USART_TypeDef* USARTx); + +/* Multi-Processor Communication functions ************************************/ +void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address); +void USART_MuteModeWakeUpConfig(USART_TypeDef* USARTx, uint32_t USART_WakeUp); +void USART_MuteModeCmd(USART_TypeDef* USARTx, FunctionalState NewState); +void USART_AddressDetectionConfig(USART_TypeDef* USARTx, uint32_t USART_AddressLength); + +/* LIN mode functions *********************************************************/ +void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint32_t USART_LINBreakDetectLength); /* Not available for STM32F030 devices */ +void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState); /* Not available for STM32F030 devices */ + +/* Half-duplex mode function **************************************************/ +void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState); + +/* Smartcard mode functions ***************************************************/ +void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState); /* Not available for STM32F030 devices */ +void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState); /* Not available for STM32F030 devices */ +void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime); /* Not available for STM32F030 devices */ +void USART_SetAutoRetryCount(USART_TypeDef* USARTx, uint8_t USART_AutoCount); /* Not available for STM32F030 devices */ +void USART_SetBlockLength(USART_TypeDef* USARTx, uint8_t USART_BlockLength); /* Not available for STM32F030 devices */ + +/* IrDA mode functions ********************************************************/ +void USART_IrDAConfig(USART_TypeDef* USARTx, uint32_t USART_IrDAMode); /* Not available for STM32F030 devices */ +void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState); /* Not available for STM32F030 devices */ + +/* RS485 mode functions *******************************************************/ +void USART_DECmd(USART_TypeDef* USARTx, FunctionalState NewState); +void USART_DEPolarityConfig(USART_TypeDef* USARTx, uint32_t USART_DEPolarity); +void USART_SetDEAssertionTime(USART_TypeDef* USARTx, uint32_t USART_DEAssertionTime); +void USART_SetDEDeassertionTime(USART_TypeDef* USARTx, uint32_t USART_DEDeassertionTime); + +/* DMA transfers management functions *****************************************/ +void USART_DMACmd(USART_TypeDef* USARTx, uint32_t USART_DMAReq, FunctionalState NewState); +void USART_DMAReceptionErrorConfig(USART_TypeDef* USARTx, uint32_t USART_DMAOnError); + +/* Interrupts and flags management functions **********************************/ +void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState); +void USART_RequestCmd(USART_TypeDef* USARTx, uint32_t USART_Request, FunctionalState NewState); +void USART_OverrunDetectionConfig(USART_TypeDef* USARTx, uint32_t USART_OVRDetection); +FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint32_t USART_FLAG); +void USART_ClearFlag(USART_TypeDef* USARTx, uint32_t USART_FLAG); +ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint32_t USART_IT); +void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint32_t USART_IT); + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32F0XX_USART_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/include/stm32f0-stdperiph/stm32f0xx_wwdg.h b/system/include/stm32f0-stdperiph/stm32f0xx_wwdg.h new file mode 100644 index 0000000..d32d006 --- /dev/null +++ b/system/include/stm32f0-stdperiph/stm32f0xx_wwdg.h @@ -0,0 +1,109 @@ +/** + ****************************************************************************** + * @file stm32f0xx_wwdg.h + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file contains all the functions prototypes for the WWDG + * firmware library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F0XX_WWDG_H +#define __STM32F0XX_WWDG_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup WWDG + * @{ + */ +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup WWDG_Exported_Constants + * @{ + */ + +/** @defgroup WWDG_Prescaler + * @{ + */ + +#define WWDG_Prescaler_1 ((uint32_t)0x00000000) +#define WWDG_Prescaler_2 ((uint32_t)0x00000080) +#define WWDG_Prescaler_4 ((uint32_t)0x00000100) +#define WWDG_Prescaler_8 ((uint32_t)0x00000180) +#define IS_WWDG_PRESCALER(PRESCALER) (((PRESCALER) == WWDG_Prescaler_1) || \ + ((PRESCALER) == WWDG_Prescaler_2) || \ + ((PRESCALER) == WWDG_Prescaler_4) || \ + ((PRESCALER) == WWDG_Prescaler_8)) +#define IS_WWDG_WINDOW_VALUE(VALUE) ((VALUE) <= 0x7F) +#define IS_WWDG_COUNTER(COUNTER) (((COUNTER) >= 0x40) && ((COUNTER) <= 0x7F)) + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ +/* Function used to set the WWDG configuration to the default reset state ****/ +void WWDG_DeInit(void); + +/* Prescaler, Refresh window and Counter configuration functions **************/ +void WWDG_SetPrescaler(uint32_t WWDG_Prescaler); +void WWDG_SetWindowValue(uint8_t WindowValue); +void WWDG_EnableIT(void); +void WWDG_SetCounter(uint8_t Counter); + +/* WWDG activation functions **************************************************/ +void WWDG_Enable(uint8_t Counter); + +/* Interrupts and flags management functions **********************************/ +FlagStatus WWDG_GetFlagStatus(void); +void WWDG_ClearFlag(void); + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32F0XX_WWDG_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/src/cmsis/README_DEVICE.txt b/system/src/cmsis/README_DEVICE.txt new file mode 100644 index 0000000..061dbe6 --- /dev/null +++ b/system/src/cmsis/README_DEVICE.txt @@ -0,0 +1,7 @@ +The system_stm32f0xx.c file is from +STM32F0xx_StdPeriph_Lib_V1.5.0.zip, the folder: + + STM32F0xx_StdPeriph_Lib_V1.5.0/Libraries/CMSIS/Device/ST/STM32F0xx/Source/Templates + +The vectors_stm32f0xx.c file was created to conform with +the assembly files gcc_ride7/startup_stm32f0??.s. \ No newline at end of file diff --git a/system/src/cmsis/system_stm32f0xx.c b/system/src/cmsis/system_stm32f0xx.c new file mode 100644 index 0000000..9dd7b3d --- /dev/null +++ b/system/src/cmsis/system_stm32f0xx.c @@ -0,0 +1,358 @@ +/** + ****************************************************************************** + * @file system_stm32f0xx.c + * @author MCD Application Team + * @version V1.4.0 + * @date 05-December-2014 + * @brief CMSIS Cortex-M0 Device Peripheral Access Layer System Source File. + * This file contains the system clock configuration for STM32F0xx devices, + * and is generated by the clock configuration tool + * STM32F0xx_Clock_Configuration_V1.0.0.xls + * + * 1. This file provides two functions and one global variable to be called from + * user application: + * - SystemInit(): Setups the system clock (System clock source, PLL Multiplier + * and Divider factors, AHB/APBx prescalers and Flash settings), + * depending on the configuration made in the clock xls tool. + * This function is called at startup just after reset and + * before branch to main program. This call is made inside + * the "startup_stm32f0xx.s" file. + * + * - SystemCoreClock variable: Contains the core clock (HCLK), it can be used + * by the user application to setup the SysTick + * timer or configure other parameters. + * + * - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must + * be called whenever the core clock is changed + * during program execution. + * + * 2. After each device reset the HSI (8 MHz Range) is used as system clock source. + * Then SystemInit() function is called, in "startup_stm32f0xx.s" file, to + * configure the system clock before to branch to main program. + * + * 3. If the system clock source selected by user fails to startup, the SystemInit() + * function will do nothing and HSI still used as system clock source. User can + * add some code to deal with this issue inside the SetSysClock() function. + * + * 4. The default value of HSE crystal is set to 8MHz, refer to "HSE_VALUE" define + * in "stm32f0xx.h" file. When HSE is used as system clock source, directly or + * through PLL, and you are using different crystal you have to adapt the HSE + * value to your own configuration. + * + * 5. This file configures the system clock as follows: + *============================================================================= + * System Clock Configuration + *============================================================================= + * System Clock source | PLL(HSE) + *----------------------------------------------------------------------------- + * SYSCLK | 48000000 Hz + *----------------------------------------------------------------------------- + * HCLK | 48000000 Hz + *----------------------------------------------------------------------------- + * AHB Prescaler | 1 + *----------------------------------------------------------------------------- + * APB1 Prescaler | 1 + *----------------------------------------------------------------------------- + * APB2 Prescaler | 1 + *----------------------------------------------------------------------------- + * HSE Frequency | 8000000 Hz + *----------------------------------------------------------------------------- + * PLL MUL | 6 + *----------------------------------------------------------------------------- + * VDD | 3.3 V + *----------------------------------------------------------------------------- + * Flash Latency | 1 WS + *----------------------------------------------------------------------------- + *============================================================================= + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/** @addtogroup CMSIS + * @{ + */ + +/** @addtogroup stm32f0xx_system + * @{ + */ + +/** @addtogroup STM32F0xx_System_Private_Includes + * @{ + */ + +#include "stm32f0xx.h" + +/** + * @} + */ + +/** @addtogroup STM32F0xx_System_Private_TypesDefinitions + * @{ + */ + +/** + * @} + */ + +/** @addtogroup STM32F0xx_System_Private_Defines + * @{ + */ +/** + * @} + */ + +/** @addtogroup STM32F0xx_System_Private_Macros + * @{ + */ + +/** + * @} + */ + +/** @addtogroup STM32F0xx_System_Private_Variables + * @{ + */ +uint32_t SystemCoreClock = 48000000; +__I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9}; + +/** + * @} + */ + +/** @addtogroup STM32F0xx_System_Private_FunctionPrototypes + * @{ + */ + +static void SetSysClock(void); + +/** + * @} + */ + +/** @addtogroup STM32F0xx_System_Private_Functions + * @{ + */ + +/** + * @brief Setup the microcontroller system. + * Initialize the Embedded Flash Interface, the PLL and update the + * SystemCoreClock variable. + * @param None + * @retval None + */ +void SystemInit (void) +{ + /* Set HSION bit */ + RCC->CR |= (uint32_t)0x00000001; + +#if defined(STM32F051) + /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */ + RCC->CFGR &= (uint32_t)0xF8FFB80C; +#else + /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */ + RCC->CFGR &= (uint32_t)0x08FFB80C; +#endif /* STM32F051 */ + + /* Reset HSEON, CSSON and PLLON bits */ + RCC->CR &= (uint32_t)0xFEF6FFFF; + + /* Reset HSEBYP bit */ + RCC->CR &= (uint32_t)0xFFFBFFFF; + + /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */ + RCC->CFGR &= (uint32_t)0xFFC0FFFF; + + /* Reset PREDIV1[3:0] bits */ + RCC->CFGR2 &= (uint32_t)0xFFFFFFF0; + + /* Reset USARTSW[1:0], I2CSW, CECSW and ADCSW bits */ + RCC->CFGR3 &= (uint32_t)0xFFFFFEAC; + + /* Reset HSI14 bit */ + RCC->CR2 &= (uint32_t)0xFFFFFFFE; + + /* Disable all interrupts */ + RCC->CIR = 0x00000000; + + /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */ + SetSysClock(); +} + +/** + * @brief Update SystemCoreClock according to Clock Register Values + * The SystemCoreClock variable contains the core clock (HCLK), it can + * be used by the user application to setup the SysTick timer or configure + * other parameters. + * + * @note Each time the core clock (HCLK) changes, this function must be called + * to update SystemCoreClock variable value. Otherwise, any configuration + * based on this variable will be incorrect. + * + * @note - The system frequency computed by this function is not the real + * frequency in the chip. It is calculated based on the predefined + * constant and the selected clock source: + * + * - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*) + * + * - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**) + * + * - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) + * or HSI_VALUE(*) multiplied/divided by the PLL factors. + * + * (*) HSI_VALUE is a constant defined in stm32f0xx.h file (default value + * 8 MHz) but the real value may vary depending on the variations + * in voltage and temperature. + * + * (**) HSE_VALUE is a constant defined in stm32f0xx.h file (default value + * 8 MHz), user has to ensure that HSE_VALUE is same as the real + * frequency of the crystal used. Otherwise, this function may + * have wrong result. + * + * - The result of this function could be not correct when using fractional + * value for HSE crystal. + * @param None + * @retval None + */ +void SystemCoreClockUpdate (void) +{ + uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0; + + /* Get SYSCLK source -------------------------------------------------------*/ + tmp = RCC->CFGR & RCC_CFGR_SWS; + + switch (tmp) + { + case 0x00: /* HSI used as system clock */ + SystemCoreClock = HSI_VALUE; + break; + case 0x04: /* HSE used as system clock */ + SystemCoreClock = HSE_VALUE; + break; + case 0x08: /* PLL used as system clock */ + /* Get PLL clock source and multiplication factor ----------------------*/ + pllmull = RCC->CFGR & RCC_CFGR_PLLMULL; + pllsource = RCC->CFGR & RCC_CFGR_PLLSRC; + pllmull = ( pllmull >> 18) + 2; + + if (pllsource == 0x00) + { + /* HSI oscillator clock divided by 2 selected as PLL clock entry */ + SystemCoreClock = (HSI_VALUE >> 1) * pllmull; + } + else + { + prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1; + /* HSE oscillator clock selected as PREDIV1 clock entry */ + SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; + } + break; + default: /* HSI used as system clock */ + SystemCoreClock = HSI_VALUE; + break; + } + /* Compute HCLK clock frequency ----------------*/ + /* Get HCLK prescaler */ + tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)]; + /* HCLK clock frequency */ + SystemCoreClock >>= tmp; +} + +/** + * @brief Configures the System clock frequency, AHB/APBx prescalers and Flash + * settings. + * @note This function should be called only once the RCC clock configuration + * is reset to the default reset state (done in SystemInit() function). + * @param None + * @retval None + */ +static void SetSysClock(void) +{ + __IO uint32_t StartUpCounter = 0, HSEStatus = 0; + + /* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/ + /* Enable HSE */ + RCC->CR |= ((uint32_t)RCC_CR_HSEON); + + /* Wait till HSE is ready and if Time out is reached exit */ + do + { + HSEStatus = RCC->CR & RCC_CR_HSERDY; + StartUpCounter++; + } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT)); + + if ((RCC->CR & RCC_CR_HSERDY) != RESET) + { + HSEStatus = (uint32_t)0x01; + } + else + { + HSEStatus = (uint32_t)0x00; + } + + if (HSEStatus == (uint32_t)0x01) + { + /* Enable Prefetch Buffer and set Flash Latency */ + FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY; + + /* HCLK = SYSCLK */ + RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1; + + /* PCLK = HCLK */ + RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE_DIV1; + + /* PLL configuration = HSE * 6 = 48 MHz */ + RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL)); + RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL6); + + /* Enable PLL */ + RCC->CR |= RCC_CR_PLLON; + + /* Wait till PLL is ready */ + while((RCC->CR & RCC_CR_PLLRDY) == 0) + { + } + + /* Select PLL as system clock source */ + RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW)); + RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL; + + /* Wait till PLL is used as system clock source */ + while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL) + { + } + } + else + { /* If HSE fails to start-up, the application will have wrong clock + configuration. User can add here some code to deal with this error */ + } +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/src/cmsis/vectors_stm32f0xx.c b/system/src/cmsis/vectors_stm32f0xx.c new file mode 100644 index 0000000..0eb5b5f --- /dev/null +++ b/system/src/cmsis/vectors_stm32f0xx.c @@ -0,0 +1,525 @@ +/* + * This file is part of the ??OS++ distribution. + * (https://github.com/micro-os-plus) + * Copyright (c) 2014 Liviu Ionescu. + * + * Permission is hereby granted, free of charge, to any person + * obtaining a copy of this software and associated documentation + * files (the "Software"), to deal in the Software without + * restriction, including without limitation the rights to use, + * copy, modify, merge, publish, distribute, sublicense, and/or + * sell copies of the Software, and to permit persons to whom + * the Software is furnished to do so, subject to the following + * conditions: + * + * The above copyright notice and this permission notice shall be + * included in all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR + * OTHER DEALINGS IN THE SOFTWARE. + */ + +// ---------------------------------------------------------------------------- + +#include "cortexm/ExceptionHandlers.h" + +// ---------------------------------------------------------------------------- + +void __attribute__((weak)) +Default_Handler(void); + +// Forward declaration of the specific IRQ handlers. These are aliased +// to the Default_Handler, which is a 'forever' loop. When the application +// defines a handler (with the same name), this will automatically take +// precedence over these weak definitions + +void __attribute__ ((weak, alias ("Default_Handler"))) +WWDG_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +PVD_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +RTC_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +FLASH_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +RCC_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +EXTI0_1_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +EXTI2_3_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +EXTI4_15_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +TS_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +DMA1_Channel1_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +DMA1_Channel2_3_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +DMA1_Channel4_5_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +ADC1_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +TIM1_BRK_UP_TRG_COM_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +TIM1_CC_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +TIM2_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +TIM3_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +TIM6_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +TIM6_DAC_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +TIM14_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +TIM15_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +TIM16_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +TIM17_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +I2C1_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +I2C2_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +SPI1_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +SPI2_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +USART1_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +USART2_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +CEC_IRQHandler(void); + +void __attribute__ ((weak, alias ("Default_Handler"))) +ADC1_COMP_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +PVD_VDDIO2_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +VDDIO2_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +RCC_CRS_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +TSC_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +TIM7_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +USART3_4_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +USART3_6_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +USART3_8_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +CEC_CAN_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +USB_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +DMA1_Channel4_5_6_7_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +DMA1_Ch2_3_DMA2_Ch1_2_IRQHandler(void); +void __attribute__ ((weak, alias ("Default_Handler"))) +DMA1_Ch4_7_DMA2_Ch3_5_IRQHandler(void); + +// ---------------------------------------------------------------------------- + +extern unsigned int _estack; + +typedef void +(* const pHandler)(void); + +// ---------------------------------------------------------------------------- + +// The vector table. +// This relies on the linker script to place at correct location in memory. + +__attribute__ ((section(".isr_vector"),used)) +pHandler g_pfnVectors[] = + { + // Core Level - CM0 + (pHandler) &_estack, // The initial stack pointer + Reset_Handler, // The reset handler + + NMI_Handler, // The NMI handler + HardFault_Handler, // The hard fault handler +#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) + MemManage_Handler, // The MPU fault handler + BusFault_Handler, // The bus fault handler + UsageFault_Handler, // The usage fault handler +#else + 0, 0, 0, // Reserved +#endif + 0, // Reserved + 0, // Reserved + 0, // Reserved + 0, // Reserved + SVC_Handler, // SVCall handler +#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) + DebugMon_Handler, // Debug monitor handler +#else + 0, // Reserved +#endif + 0, // Reserved + PendSV_Handler, // The PendSV handler + SysTick_Handler, // The SysTick handler + + // ---------------------------------------------------------------------- + +#if defined(STM32F030) + + // Chip Level - STM32F030 + WWDG_IRQHandler, // + 0, // + RTC_IRQHandler, // + FLASH_IRQHandler, // + RCC_IRQHandler, // + EXTI0_1_IRQHandler, // + EXTI2_3_IRQHandler, // + EXTI4_15_IRQHandler, // + 0, // + DMA1_Channel1_IRQHandler, // + DMA1_Channel2_3_IRQHandler, // + DMA1_Channel4_5_IRQHandler, // + ADC1_IRQHandler, // + TIM1_BRK_UP_TRG_COM_IRQHandler, // + TIM1_CC_IRQHandler, // + 0, // + TIM3_IRQHandler, // + 0, // + 0, // + TIM14_IRQHandler, // + TIM15_IRQHandler, // + TIM16_IRQHandler, // + TIM17_IRQHandler, // + I2C1_IRQHandler, // + I2C2_IRQHandler, // + SPI1_IRQHandler, // + SPI2_IRQHandler, // + USART1_IRQHandler, // + USART2_IRQHandler, // + 0, // + 0, // + 0, // + +#elif defined(STM32F030xC) + + // Chip Level - STM32F030 + WWDG_IRQHandler, // + 0, // + RTC_IRQHandler, // + FLASH_IRQHandler, // + RCC_IRQHandler, // + EXTI0_1_IRQHandler, // + EXTI2_3_IRQHandler, // + EXTI4_15_IRQHandler, // + 0, // + DMA1_Channel1_IRQHandler, // + DMA1_Channel2_3_IRQHandler, // + DMA1_Channel4_5_IRQHandler, // + ADC1_IRQHandler, // + TIM1_BRK_UP_TRG_COM_IRQHandler, // + TIM1_CC_IRQHandler, // + 0, // + TIM3_IRQHandler, // + TIM6_IRQHandler, // + TIM7_IRQHandler, // + TIM14_IRQHandler, // + TIM15_IRQHandler, // + TIM16_IRQHandler, // + TIM17_IRQHandler, // + I2C1_IRQHandler, // + I2C2_IRQHandler, // + SPI1_IRQHandler, // + SPI2_IRQHandler, // + USART1_IRQHandler, // + USART2_IRQHandler, // + USART3_6_IRQHandler, // + 0, // + 0, // + +#elif defined(STM32F031) + + // Chip Level - STM32F031 (was STM32F0xx LD) + WWDG_IRQHandler, // + PVD_IRQHandler, // + RTC_IRQHandler, // + FLASH_IRQHandler, // + RCC_IRQHandler, // + EXTI0_1_IRQHandler, // + EXTI2_3_IRQHandler, // + EXTI4_15_IRQHandler, // + 0, // + DMA1_Channel1_IRQHandler, // + DMA1_Channel2_3_IRQHandler, // + DMA1_Channel4_5_IRQHandler, // + ADC1_IRQHandler, // + TIM1_BRK_UP_TRG_COM_IRQHandler, // + TIM1_CC_IRQHandler, // + TIM2_IRQHandler, // + TIM3_IRQHandler, // + 0, // + 0, // + TIM14_IRQHandler, // + 0, // + TIM16_IRQHandler, // + TIM17_IRQHandler, // + I2C1_IRQHandler, // + 0, // + SPI1_IRQHandler, // + 0, // + USART1_IRQHandler, // + 0, // + 0, // + 0, // + 0, // + +#elif defined(STM32F042) + + // Chip Level - STM32F042 (was STM32F0xx MD) + WWDG_IRQHandler, // + PVD_VDDIO2_IRQHandler, // + RTC_IRQHandler, // + FLASH_IRQHandler, // + RCC_CRS_IRQHandler, // + EXTI0_1_IRQHandler, // + EXTI2_3_IRQHandler, // + EXTI4_15_IRQHandler, // + TSC_IRQHandler, // + DMA1_Channel1_IRQHandler, // + DMA1_Channel2_3_IRQHandler, // + DMA1_Channel4_5_IRQHandler, // + ADC1_IRQHandler, // + TIM1_BRK_UP_TRG_COM_IRQHandler, // + TIM1_CC_IRQHandler, // + TIM2_IRQHandler, // + TIM3_IRQHandler, // + 0, // + 0, // + TIM14_IRQHandler, // + 0, // + TIM16_IRQHandler, // + TIM17_IRQHandler, // + I2C1_IRQHandler, // + 0, // + SPI1_IRQHandler, // + SPI2_IRQHandler, // + USART1_IRQHandler, // + USART2_IRQHandler, // + 0, // + CEC_CAN_IRQHandler, // + USB_IRQHandler, // + +#elif defined(STM32F051) + + // Chip Level - STM32F051 (was STM32F0xx MD) + WWDG_IRQHandler, // + PVD_IRQHandler, // + RTC_IRQHandler, // + FLASH_IRQHandler, // + RCC_IRQHandler, // + EXTI0_1_IRQHandler, // + EXTI2_3_IRQHandler, // + EXTI4_15_IRQHandler, // + TS_IRQHandler, // + DMA1_Channel1_IRQHandler, // + DMA1_Channel2_3_IRQHandler, // + DMA1_Channel4_5_IRQHandler, // + ADC1_COMP_IRQHandler, // + TIM1_BRK_UP_TRG_COM_IRQHandler, // + TIM1_CC_IRQHandler, // + TIM2_IRQHandler, // + TIM3_IRQHandler, // + TIM6_DAC_IRQHandler, // + 0, // + TIM14_IRQHandler, // + TIM15_IRQHandler, // + TIM16_IRQHandler, // + TIM17_IRQHandler, // + I2C1_IRQHandler, // + I2C2_IRQHandler, // + SPI1_IRQHandler, // + SPI2_IRQHandler, // + USART1_IRQHandler, // + USART2_IRQHandler, // + 0, // + CEC_IRQHandler, // + 0, // + +#elif defined (STM32F070x6) + + // Chip Level - STM32F070 + WWDG_IRQHandler, // + 0, // + RTC_IRQHandler, // + FLASH_IRQHandler, // + RCC_IRQHandler, // + EXTI0_1_IRQHandler, // + EXTI2_3_IRQHandler, // + EXTI4_15_IRQHandler, // + 0, // + DMA1_Channel1_IRQHandler, // + DMA1_Channel2_3_IRQHandler, // + DMA1_Channel4_5_IRQHandler, // + ADC1_IRQHandler, // + TIM1_BRK_UP_TRG_COM_IRQHandler, // + TIM1_CC_IRQHandler, // + 0, // + TIM3_IRQHandler, // + 0, // + 0, // + TIM14_IRQHandler, // + 0, // + TIM16_IRQHandler, // + TIM17_IRQHandler, // + I2C1_IRQHandler, // + 0, // + SPI1_IRQHandler, // + 0, // + USART1_IRQHandler, // + USART2_IRQHandler, // + 0, // + 0, // + USB_IRQHandler, // + +#elif defined (STM32F070xB) + + // Chip Level - STM32F070 + WWDG_IRQHandler, // + 0, // + RTC_IRQHandler, // + FLASH_IRQHandler, // + RCC_IRQHandler, // + EXTI0_1_IRQHandler, // + EXTI2_3_IRQHandler, // + EXTI4_15_IRQHandler, // + 0, // + DMA1_Channel1_IRQHandler, // + DMA1_Channel2_3_IRQHandler, // + DMA1_Channel4_5_IRQHandler, // + ADC1_IRQHandler, // + TIM1_BRK_UP_TRG_COM_IRQHandler, // + TIM1_CC_IRQHandler, // + 0, // + TIM3_IRQHandler, // + TIM6_DAC_IRQHandler, // + TIM7_IRQHandler, // + TIM14_IRQHandler, // + TIM15_IRQHandler, // + TIM16_IRQHandler, // + TIM17_IRQHandler, // + I2C1_IRQHandler, // + I2C2_IRQHandler, // + SPI1_IRQHandler, // + SPI2_IRQHandler, // + USART1_IRQHandler, // + USART2_IRQHandler, // + USART3_4_IRQHandler, // + 0, // + USB_IRQHandler, // + +#elif defined (STM32F072) + + // Chip Level - STM32F051 (was STM32F0xx MD) + WWDG_IRQHandler, // + PVD_VDDIO2_IRQHandler, // + RTC_IRQHandler, // + FLASH_IRQHandler, // + RCC_CRS_IRQHandler, // + EXTI0_1_IRQHandler, // + EXTI2_3_IRQHandler, // + EXTI4_15_IRQHandler, // + TSC_IRQHandler, // + DMA1_Channel1_IRQHandler, // + DMA1_Channel2_3_IRQHandler, // + DMA1_Channel4_5_6_7_IRQHandler, // + ADC1_COMP_IRQHandler, // + TIM1_BRK_UP_TRG_COM_IRQHandler, // + TIM1_CC_IRQHandler, // + TIM2_IRQHandler, // + TIM3_IRQHandler, // + TIM6_DAC_IRQHandler, // + TIM7_IRQHandler, // + TIM14_IRQHandler, // + TIM15_IRQHandler, // + TIM16_IRQHandler, // + TIM17_IRQHandler, // + I2C1_IRQHandler, // + I2C2_IRQHandler, // + SPI1_IRQHandler, // + SPI2_IRQHandler, // + USART1_IRQHandler, // + USART2_IRQHandler, // + USART3_4_IRQHandler, // + CEC_CAN_IRQHandler, // + USB_IRQHandler, // + +#elif defined (STM32F091) + + // Chip Level - STM32F091 + WWDG_IRQHandler, // + PVD_VDDIO2_IRQHandler, // + RTC_IRQHandler, // + FLASH_IRQHandler, // + RCC_CRS_IRQHandler, // + EXTI0_1_IRQHandler, // + EXTI2_3_IRQHandler, // + EXTI4_15_IRQHandler, // + TSC_IRQHandler, // + DMA1_Channel1_IRQHandler, // + DMA1_Ch2_3_DMA2_Ch1_2_IRQHandler, // + DMA1_Ch4_7_DMA2_Ch3_5_IRQHandler, // + ADC1_COMP_IRQHandler, // + TIM1_BRK_UP_TRG_COM_IRQHandler, // + TIM1_CC_IRQHandler, // + TIM2_IRQHandler, // + TIM3_IRQHandler, // + TIM6_DAC_IRQHandler, // + TIM7_IRQHandler, // + TIM14_IRQHandler, // + TIM15_IRQHandler, // + TIM16_IRQHandler, // + TIM17_IRQHandler, // + I2C1_IRQHandler, // + I2C2_IRQHandler, // + SPI1_IRQHandler, // + SPI2_IRQHandler, // + USART1_IRQHandler, // + USART2_IRQHandler, // + USART3_8_IRQHandler, // + CEC_CAN_IRQHandler, // + 0, // + +#else +#error "missing vectors" +#endif + + // @0x108. This is for boot in RAM mode for STM32F0xx devices. + (pHandler) 0xF108F85F + + }; + +// ---------------------------------------------------------------------------- + +// Processor ends up here if an unexpected interrupt occurs or a specific +// handler is not present in the application code. + +void __attribute__ ((section(".after_vectors"))) +Default_Handler(void) +{ +#if defined(DEBUG) + __DEBUG_BKPT(); +#endif + while (1) + { + } +} + +// ---------------------------------------------------------------------------- diff --git a/system/src/cortexm/_initialize_hardware.c b/system/src/cortexm/_initialize_hardware.c new file mode 100644 index 0000000..90a7772 --- /dev/null +++ b/system/src/cortexm/_initialize_hardware.c @@ -0,0 +1,109 @@ +/* + * This file is part of the ??OS++ distribution. + * (https://github.com/micro-os-plus) + * Copyright (c) 2014 Liviu Ionescu. + * + * Permission is hereby granted, free of charge, to any person + * obtaining a copy of this software and associated documentation + * files (the "Software"), to deal in the Software without + * restriction, including without limitation the rights to use, + * copy, modify, merge, publish, distribute, sublicense, and/or + * sell copies of the Software, and to permit persons to whom + * the Software is furnished to do so, subject to the following + * conditions: + * + * The above copyright notice and this permission notice shall be + * included in all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR + * OTHER DEALINGS IN THE SOFTWARE. + */ + +// ---------------------------------------------------------------------------- + +#include "cmsis_device.h" + +// ---------------------------------------------------------------------------- + +extern unsigned int __vectors_start; + +// Forward declarations. + +void +__initialize_hardware_early(void); + +void +__initialize_hardware(void); + +// ---------------------------------------------------------------------------- + +// This is the early hardware initialisation routine, it can be +// redefined in the application for more complex cases that +// require early inits (before BSS init). +// +// Called early from _start(), right before data & bss init. +// +// After Reset the Cortex-M processor is in Thread mode, +// priority is Privileged, and the Stack is set to Main. + +void +__attribute__((weak)) +__initialize_hardware_early(void) +{ + // Call the CSMSIS system initialisation routine. + SystemInit(); + +#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) + // Set VTOR to the actual address, provided by the linker script. + // Override the manual, possibly wrong, SystemInit() setting. + SCB->VTOR = (uint32_t)(&__vectors_start); +#endif + + // The current version of SystemInit() leaves the value of the clock + // in a RAM variable (SystemCoreClock), which will be cleared shortly, + // so it needs to be recomputed after the RAM initialisations + // are completed. + +#if defined(OS_INCLUDE_STARTUP_INIT_FP) || (defined (__VFP_FP__) && !defined (__SOFTFP__)) + + // Normally FP init is done by SystemInit(). In case this is not done + // there, it is possible to force its inclusion by defining + // OS_INCLUDE_STARTUP_INIT_FP. + + // Enable the Cortex-M4 FPU only when -mfloat-abi=hard. + // Code taken from Section 7.1, Cortex-M4 TRM (DDI0439C) + + // Set bits 20-23 to enable CP10 and CP11 coprocessor + SCB->CPACR |= (0xF << 20); + +#endif // (__VFP_FP__) && !(__SOFTFP__) + +#if defined(OS_DEBUG_SEMIHOSTING_FAULTS) + SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk; +#endif +} + +// This is the second hardware initialisation routine, it can be +// redefined in the application for more complex cases that +// require custom inits (before constructors), otherwise these can +// be done in main(). +// +// Called from _start(), right after data & bss init, before +// constructors. + +void +__attribute__((weak)) +__initialize_hardware(void) +{ + // Call the CSMSIS system clock routine to store the clock frequency + // in the SystemCoreClock global RAM location. + SystemCoreClockUpdate(); +} + +// ---------------------------------------------------------------------------- diff --git a/system/src/cortexm/_reset_hardware.c b/system/src/cortexm/_reset_hardware.c new file mode 100644 index 0000000..52f2e64 --- /dev/null +++ b/system/src/cortexm/_reset_hardware.c @@ -0,0 +1,59 @@ +/* + * This file is part of the ??OS++ distribution. + * (https://github.com/micro-os-plus) + * Copyright (c) 2014 Liviu Ionescu. + * + * Permission is hereby granted, free of charge, to any person + * obtaining a copy of this software and associated documentation + * files (the "Software"), to deal in the Software without + * restriction, including without limitation the rights to use, + * copy, modify, merge, publish, distribute, sublicense, and/or + * sell copies of the Software, and to permit persons to whom + * the Software is furnished to do so, subject to the following + * conditions: + * + * The above copyright notice and this permission notice shall be + * included in all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR + * OTHER DEALINGS IN THE SOFTWARE. + */ + +// ---------------------------------------------------------------------------- + +#include "cmsis_device.h" + +// ---------------------------------------------------------------------------- + +extern void +__attribute__((noreturn)) +NVIC_SystemReset(void); + +// ---------------------------------------------------------------------------- + +// Forward declarations + +void +__reset_hardware(void); + +// ---------------------------------------------------------------------------- + +// This is the default hardware reset routine; it can be +// redefined in the application for more complex applications. +// +// Called from _exit(). + +void +__attribute__((weak,noreturn)) +__reset_hardware() +{ + NVIC_SystemReset(); +} + +// ---------------------------------------------------------------------------- diff --git a/system/src/cortexm/exception_handlers.c b/system/src/cortexm/exception_handlers.c new file mode 100644 index 0000000..e6bcf9c --- /dev/null +++ b/system/src/cortexm/exception_handlers.c @@ -0,0 +1,621 @@ +/* + * This file is part of the ??OS++ distribution. + * (https://github.com/micro-os-plus) + * Copyright (c) 2014 Liviu Ionescu. + * + * Permission is hereby granted, free of charge, to any person + * obtaining a copy of this software and associated documentation + * files (the "Software"), to deal in the Software without + * restriction, including without limitation the rights to use, + * copy, modify, merge, publish, distribute, sublicense, and/or + * sell copies of the Software, and to permit persons to whom + * the Software is furnished to do so, subject to the following + * conditions: + * + * The above copyright notice and this permission notice shall be + * included in all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR + * OTHER DEALINGS IN THE SOFTWARE. + */ + +// ---------------------------------------------------------------------------- + +#include "cortexm/ExceptionHandlers.h" +#include "cmsis_device.h" +#include "arm/semihosting.h" +#include "diag/Trace.h" +#include + +// ---------------------------------------------------------------------------- + +extern void +__attribute__((noreturn,weak)) +_start (void); + +// ---------------------------------------------------------------------------- +// Default exception handlers. Override the ones here by defining your own +// handler routines in your application code. +// ---------------------------------------------------------------------------- + +#if defined(DEBUG) + +// The DEBUG version is not naked, but has a proper stack frame, +// to allow setting breakpoints at Reset_Handler. +void __attribute__ ((section(".after_vectors"),noreturn)) +Reset_Handler (void) +{ + _start (); +} + +#else + +// The Release version is optimised to a quick branch to _start. +void __attribute__ ((section(".after_vectors"),naked)) +Reset_Handler(void) + { + asm volatile + ( + " ldr r0,=_start \n" + " bx r0" + : + : + : + ); + } + +#endif + +void __attribute__ ((section(".after_vectors"),weak)) +NMI_Handler (void) +{ +#if defined(DEBUG) + __DEBUG_BKPT(); +#endif + while (1) + { + } +} + +// ---------------------------------------------------------------------------- + +#if defined(TRACE) + +#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) + +// The values of BFAR and MMFAR stay unchanged if the BFARVALID or +// MMARVALID is set. However, if a new fault occurs during the +// execution of this fault handler, the value of the BFAR and MMFAR +// could potentially be erased. In order to ensure the fault addresses +// accessed are valid, the following procedure should be used: +// 1. Read BFAR/MMFAR. +// 2. Read CFSR to get BFARVALID or MMARVALID. If the value is 0, the +// value of BFAR or MMFAR accessed can be invalid and can be discarded. +// 3. Optionally clear BFARVALID or MMARVALID. +// (See Joseph Yiu's book). + +void +dumpExceptionStack (ExceptionStackFrame* frame, + uint32_t cfsr, uint32_t mmfar, uint32_t bfar, + uint32_t lr) +{ + trace_printf ("Stack frame:\n"); + trace_printf (" R0 = %08X\n", frame->r0); + trace_printf (" R1 = %08X\n", frame->r1); + trace_printf (" R2 = %08X\n", frame->r2); + trace_printf (" R3 = %08X\n", frame->r3); + trace_printf (" R12 = %08X\n", frame->r12); + trace_printf (" LR = %08X\n", frame->lr); + trace_printf (" PC = %08X\n", frame->pc); + trace_printf (" PSR = %08X\n", frame->psr); + trace_printf ("FSR/FAR:\n"); + trace_printf (" CFSR = %08X\n", cfsr); + trace_printf (" HFSR = %08X\n", SCB->HFSR); + trace_printf (" DFSR = %08X\n", SCB->DFSR); + trace_printf (" AFSR = %08X\n", SCB->AFSR); + + if (cfsr & (1UL << 7)) + { + trace_printf (" MMFAR = %08X\n", mmfar); + } + if (cfsr & (1UL << 15)) + { + trace_printf (" BFAR = %08X\n", bfar); + } + trace_printf ("Misc\n"); + trace_printf (" LR/EXC_RETURN= %08X\n", lr); +} + +#endif // defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) + +#if defined(__ARM_ARCH_6M__) + +void +dumpExceptionStack (ExceptionStackFrame* frame, uint32_t lr) +{ + trace_printf ("Stack frame:\n"); + trace_printf (" R0 = %08X\n", frame->r0); + trace_printf (" R1 = %08X\n", frame->r1); + trace_printf (" R2 = %08X\n", frame->r2); + trace_printf (" R3 = %08X\n", frame->r3); + trace_printf (" R12 = %08X\n", frame->r12); + trace_printf (" LR = %08X\n", frame->lr); + trace_printf (" PC = %08X\n", frame->pc); + trace_printf (" PSR = %08X\n", frame->psr); + trace_printf ("Misc\n"); + trace_printf (" LR/EXC_RETURN= %08X\n", lr); +} + +#endif // defined(__ARM_ARCH_6M__) + +#endif // defined(TRACE) + +// ---------------------------------------------------------------------------- + +#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) + +#if defined(OS_USE_SEMIHOSTING) || defined(OS_USE_TRACE_SEMIHOSTING_STDOUT) || defined(OS_USE_TRACE_SEMIHOSTING_DEBUG) + +int +isSemihosting (ExceptionStackFrame* frame, uint16_t opCode); + +/** + * This function provides the minimum functionality to make a semihosting program execute even without the debugger present. + * @param frame pointer to an exception stack frame. + * @param opCode the 16-bin word of the BKPT instruction. + * @return 1 if the instruction was a valid semihosting call; 0 otherwise. + */ +int +isSemihosting (ExceptionStackFrame* frame, uint16_t opCode) +{ + uint16_t* pw = (uint16_t*) frame->pc; + if (*pw == opCode) + { + uint32_t r0 = frame->r0; +#if defined(OS_DEBUG_SEMIHOSTING_FAULTS) || defined(OS_USE_SEMIHOSTING) || defined(OS_USE_TRACE_SEMIHOSTING_STDOUT) + uint32_t r1 = frame->r1; +#endif +#if defined(OS_USE_SEMIHOSTING) || defined(OS_USE_TRACE_SEMIHOSTING_STDOUT) + uint32_t* blk = (uint32_t*) r1; +#endif + +#if defined(OS_DEBUG_SEMIHOSTING_FAULTS) + // trace_printf ("sh r0=%d\n", r0); +#endif + + switch (r0) + { + +#if defined(OS_USE_SEMIHOSTING) + + case SEMIHOSTING_SYS_CLOCK: + case SEMIHOSTING_SYS_ELAPSED: + case SEMIHOSTING_SYS_FLEN: + case SEMIHOSTING_SYS_GET_CMDLINE: + case SEMIHOSTING_SYS_REMOVE: + case SEMIHOSTING_SYS_RENAME: + case SEMIHOSTING_SYS_SEEK: + case SEMIHOSTING_SYS_SYSTEM: + case SEMIHOSTING_SYS_TICKFREQ: + case SEMIHOSTING_SYS_TMPNAM: + case SEMIHOSTING_SYS_ISTTY: + frame->r0 = (uint32_t)-1; // the call is not successful or not supported + break; + + case SEMIHOSTING_SYS_CLOSE: + frame->r0 = 0; // call is successful + break; + + case SEMIHOSTING_SYS_ERRNO: + frame->r0 = 0; // the value of the C library errno variable. + break; + + case SEMIHOSTING_SYS_HEAPINFO: + blk[0] = 0; // heap_base + blk[1] = 0; // heap_limit + blk[2] = 0; // stack_base + blk[3] = 0; // stack_limit + break; + + case SEMIHOSTING_SYS_ISERROR: + frame->r0 = 0; // 0 if the status word is not an error indication + break; + + case SEMIHOSTING_SYS_READ: + // If R0 contains the same value as word 3, the call has + // failed and EOF is assumed. + frame->r0 = blk[2]; + break; + + case SEMIHOSTING_SYS_READC: + frame->r0 = '\0'; // the byte read from the console. + break; + + case SEMIHOSTING_SYS_TIME: + frame->r0 = 0; // the number of seconds since 00:00 January 1, 1970. + break; + + case SEMIHOSTING_ReportException: + + NVIC_SystemReset (); + // Should not reach here + return 0; + +#endif // defined(OS_USE_SEMIHOSTING) + +#if defined(OS_USE_SEMIHOSTING) || defined(OS_USE_TRACE_SEMIHOSTING_STDOUT) + +#define HANDLER_STDIN (1) +#define HANDLER_STDOUT (2) +#define HANDLER_STDERR (3) + + case SEMIHOSTING_SYS_OPEN: + // Process only standard io/out/err and return 1/2/3 + if (strcmp ((char*) blk[0], ":tt") == 0) + { + if ((blk[1] == 0)) + { + frame->r0 = HANDLER_STDIN; + break; + } + else if (blk[1] == 4) + { + frame->r0 = HANDLER_STDOUT; + break; + } + else if (blk[1] == 8) + { + frame->r0 = HANDLER_STDERR; + break; + } + } + frame->r0 = (uint32_t)-1; // the call is not successful or not supported + break; + + case SEMIHOSTING_SYS_WRITE: + // Silently ignore writes to stdout/stderr, fail on all other handler. + if ((blk[0] == HANDLER_STDOUT) || (blk[0] == HANDLER_STDERR)) + { +#if defined(OS_DEBUG_SEMIHOSTING_FAULTS) + frame->r0 = (uint32_t) blk[2] + - trace_write ((char*) blk[1], blk[2]); +#else + frame->r0 = 0; // all sent, no more. +#endif // defined(OS_DEBUG_SEMIHOSTING_FAULTS) + } + else + { + // If other handler, return the total number of bytes + // as the number of bytes that are not written. + frame->r0 = blk[2]; + } + break; + +#endif // defined(OS_USE_SEMIHOSTING) || defined(OS_USE_TRACE_SEMIHOSTING_STDOUT) + +#if defined(OS_USE_SEMIHOSTING) || defined(OS_USE_TRACE_SEMIHOSTING_STDOUT) || defined(OS_USE_TRACE_SEMIHOSTING_DEBUG) + + case SEMIHOSTING_SYS_WRITEC: +#if defined(OS_DEBUG_SEMIHOSTING_FAULTS) + { + char ch = *((char*) r1); + trace_write (&ch, 1); + } +#endif + // Register R0 is corrupted. + break; + + case SEMIHOSTING_SYS_WRITE0: +#if defined(OS_DEBUG_SEMIHOSTING_FAULTS) + { + char* p = ((char*) r1); + trace_write (p, strlen (p)); + } +#endif + // Register R0 is corrupted. + break; + +#endif + + default: + return 0; + } + + // Alter the PC to make the exception returns to + // the instruction after the faulty BKPT. + frame->pc += 2; + return 1; + } + return 0; +} + +#endif + +// Hard Fault handler wrapper in assembly. +// It extracts the location of stack frame and passes it to handler +// in C as a pointer. We also pass the LR value as second +// parameter. +// (Based on Joseph Yiu's, The Definitive Guide to ARM Cortex-M3 and +// Cortex-M4 Processors, Third Edition, Chap. 12.8, page 402). + +void __attribute__ ((section(".after_vectors"),weak,naked)) +HardFault_Handler (void) +{ + asm volatile( + " tst lr,#4 \n" + " ite eq \n" + " mrseq r0,msp \n" + " mrsne r0,psp \n" + " mov r1,lr \n" + " ldr r2,=HardFault_Handler_C \n" + " bx r2" + + : /* Outputs */ + : /* Inputs */ + : /* Clobbers */ + ); +} + +void __attribute__ ((section(".after_vectors"),weak,used)) +HardFault_Handler_C (ExceptionStackFrame* frame __attribute__((unused)), + uint32_t lr __attribute__((unused))) +{ +#if defined(TRACE) + uint32_t mmfar = SCB->MMFAR; // MemManage Fault Address + uint32_t bfar = SCB->BFAR; // Bus Fault Address + uint32_t cfsr = SCB->CFSR; // Configurable Fault Status Registers +#endif + +#if defined(OS_USE_SEMIHOSTING) || defined(OS_USE_TRACE_SEMIHOSTING_STDOUT) || defined(OS_USE_TRACE_SEMIHOSTING_DEBUG) + + // If the BKPT instruction is executed with C_DEBUGEN == 0 and MON_EN == 0, + // it will cause the processor to enter a HardFault exception, with DEBUGEVT + // in the Hard Fault Status register (HFSR) set to 1, and BKPT in the + // Debug Fault Status register (DFSR) also set to 1. + + if (((SCB->DFSR & SCB_DFSR_BKPT_Msk) != 0) + && ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0)) + { + if (isSemihosting (frame, 0xBE00 + (AngelSWI & 0xFF))) + { + // Clear the exception cause in exception status. + SCB->HFSR = SCB_HFSR_DEBUGEVT_Msk; + + // Continue after the BKPT + return; + } + } + +#endif + +#if defined(TRACE) + trace_printf ("[HardFault]\n"); + dumpExceptionStack (frame, cfsr, mmfar, bfar, lr); +#endif // defined(TRACE) + +#if defined(DEBUG) + __DEBUG_BKPT(); +#endif + while (1) + { + } +} + +#endif // defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) + + +#if defined(__ARM_ARCH_6M__) + +// Hard Fault handler wrapper in assembly. +// It extracts the location of stack frame and passes it to handler +// in C as a pointer. We also pass the LR value as second +// parameter. +// (Based on Joseph Yiu's, The Definitive Guide to ARM Cortex-M0 +// First Edition, Chap. 12.8, page 402). + +void __attribute__ ((section(".after_vectors"),weak,naked)) +HardFault_Handler (void) +{ + asm volatile( + " movs r0,#4 \n" + " mov r1,lr \n" + " tst r0,r1 \n" + " beq 1f \n" + " mrs r0,psp \n" + " b 2f \n" + "1: \n" + " mrs r0,msp \n" + "2:" + " mov r1,lr \n" + " ldr r2,=HardFault_Handler_C \n" + " bx r2" + + : /* Outputs */ + : /* Inputs */ + : /* Clobbers */ + ); +} + +void __attribute__ ((section(".after_vectors"),weak,used)) +HardFault_Handler_C (ExceptionStackFrame* frame __attribute__((unused)), + uint32_t lr __attribute__((unused))) +{ + // There is no semihosting support for Cortex-M0, since on ARMv6-M + // faults are fatal and it is not possible to return from the handler. + +#if defined(TRACE) + trace_printf ("[HardFault]\n"); + dumpExceptionStack (frame, lr); +#endif // defined(TRACE) + +#if defined(DEBUG) + __DEBUG_BKPT(); +#endif + while (1) + { + } +} + +#endif // defined(__ARM_ARCH_6M__) + + +#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) + +void __attribute__ ((section(".after_vectors"),weak)) +MemManage_Handler (void) +{ +#if defined(DEBUG) + __DEBUG_BKPT(); +#endif + while (1) + { + } +} + +void __attribute__ ((section(".after_vectors"),weak,naked)) +BusFault_Handler (void) +{ + asm volatile( + " tst lr,#4 \n" + " ite eq \n" + " mrseq r0,msp \n" + " mrsne r0,psp \n" + " mov r1,lr \n" + " ldr r2,=BusFault_Handler_C \n" + " bx r2" + + : /* Outputs */ + : /* Inputs */ + : /* Clobbers */ + ); +} + +void __attribute__ ((section(".after_vectors"),weak,used)) +BusFault_Handler_C (ExceptionStackFrame* frame __attribute__((unused)), + uint32_t lr __attribute__((unused))) +{ +#if defined(TRACE) + uint32_t mmfar = SCB->MMFAR; // MemManage Fault Address + uint32_t bfar = SCB->BFAR; // Bus Fault Address + uint32_t cfsr = SCB->CFSR; // Configurable Fault Status Registers + + trace_printf ("[BusFault]\n"); + dumpExceptionStack (frame, cfsr, mmfar, bfar, lr); +#endif // defined(TRACE) + +#if defined(DEBUG) + __DEBUG_BKPT(); +#endif + while (1) + { + } +} + +void __attribute__ ((section(".after_vectors"),weak,naked)) +UsageFault_Handler (void) +{ + asm volatile( + " tst lr,#4 \n" + " ite eq \n" + " mrseq r0,msp \n" + " mrsne r0,psp \n" + " mov r1,lr \n" + " ldr r2,=UsageFault_Handler_C \n" + " bx r2" + + : /* Outputs */ + : /* Inputs */ + : /* Clobbers */ + ); +} + +void __attribute__ ((section(".after_vectors"),weak,used)) +UsageFault_Handler_C (ExceptionStackFrame* frame __attribute__((unused)), + uint32_t lr __attribute__((unused))) +{ +#if defined(TRACE) + uint32_t mmfar = SCB->MMFAR; // MemManage Fault Address + uint32_t bfar = SCB->BFAR; // Bus Fault Address + uint32_t cfsr = SCB->CFSR; // Configurable Fault Status Registers +#endif + +#if defined(OS_DEBUG_SEMIHOSTING_FAULTS) + + if ((cfsr & (1UL << 16)) != 0) // UNDEFINSTR + { + // For testing purposes, instead of BKPT use 'setend be'. + if (isSemihosting (frame, AngelSWITestFaultOpCode)) + { + return; + } + } + +#endif + +#if defined(TRACE) + trace_printf ("[UsageFault]\n"); + dumpExceptionStack (frame, cfsr, mmfar, bfar, lr); +#endif // defined(TRACE) + +#if defined(DEBUG) + __DEBUG_BKPT(); +#endif + while (1) + { + } +} + +#endif + +void __attribute__ ((section(".after_vectors"),weak)) +SVC_Handler (void) +{ +#if defined(DEBUG) + __DEBUG_BKPT(); +#endif + while (1) + { + } +} + +#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) + +void __attribute__ ((section(".after_vectors"),weak)) +DebugMon_Handler (void) +{ +#if defined(DEBUG) + __DEBUG_BKPT(); +#endif + while (1) + { + } +} + +#endif + +void __attribute__ ((section(".after_vectors"),weak)) +PendSV_Handler (void) +{ +#if defined(DEBUG) + __DEBUG_BKPT(); +#endif + while (1) + { + } +} + +void __attribute__ ((section(".after_vectors"),weak)) +SysTick_Handler (void) +{ + // DO NOT loop, just return. + // Useful in case someone (like STM HAL) inadvertently enables SysTick. + ; +} + +// ---------------------------------------------------------------------------- diff --git a/system/src/diag/Trace.c b/system/src/diag/Trace.c new file mode 100644 index 0000000..2ed60da --- /dev/null +++ b/system/src/diag/Trace.c @@ -0,0 +1,98 @@ +/* + * This file is part of the ??OS++ distribution. + * (https://github.com/micro-os-plus) + * Copyright (c) 2014 Liviu Ionescu. + * + * Permission is hereby granted, free of charge, to any person + * obtaining a copy of this software and associated documentation + * files (the "Software"), to deal in the Software without + * restriction, including without limitation the rights to use, + * copy, modify, merge, publish, distribute, sublicense, and/or + * sell copies of the Software, and to permit persons to whom + * the Software is furnished to do so, subject to the following + * conditions: + * + * The above copyright notice and this permission notice shall be + * included in all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR + * OTHER DEALINGS IN THE SOFTWARE. + */ + +// ---------------------------------------------------------------------------- + +#if defined(TRACE) + +#include +#include +#include "diag/Trace.h" +#include "string.h" + +#ifndef OS_INTEGER_TRACE_PRINTF_TMP_ARRAY_SIZE +#define OS_INTEGER_TRACE_PRINTF_TMP_ARRAY_SIZE (128) +#endif + +// ---------------------------------------------------------------------------- + +int +trace_printf(const char* format, ...) +{ + int ret; + va_list ap; + + va_start (ap, format); + + // TODO: rewrite it to no longer use newlib, it is way too heavy + + static char buf[OS_INTEGER_TRACE_PRINTF_TMP_ARRAY_SIZE]; + + // Print to the local buffer + ret = vsnprintf (buf, sizeof(buf), format, ap); + if (ret > 0) + { + // Transfer the buffer to the device + ret = trace_write (buf, (size_t)ret); + } + + va_end (ap); + return ret; +} + +int +trace_puts(const char *s) +{ + trace_write(s, strlen(s)); + return trace_write("\n", 1); +} + +int +trace_putchar(int c) +{ + trace_write((const char*)&c, 1); + return c; +} + +void +trace_dump_args(int argc, char* argv[]) +{ + trace_printf("main(argc=%d, argv=[", argc); + for (int i = 0; i < argc; ++i) + { + if (i != 0) + { + trace_printf(", "); + } + trace_printf("\"%s\"", argv[i]); + } + trace_printf("]);\n"); +} + +// ---------------------------------------------------------------------------- + +#endif // TRACE diff --git a/system/src/diag/trace_impl.c b/system/src/diag/trace_impl.c new file mode 100644 index 0000000..e89ee28 --- /dev/null +++ b/system/src/diag/trace_impl.c @@ -0,0 +1,274 @@ +/* + * This file is part of the ??OS++ distribution. + * (https://github.com/micro-os-plus) + * Copyright (c) 2014 Liviu Ionescu. + * + * Permission is hereby granted, free of charge, to any person + * obtaining a copy of this software and associated documentation + * files (the "Software"), to deal in the Software without + * restriction, including without limitation the rights to use, + * copy, modify, merge, publish, distribute, sublicense, and/or + * sell copies of the Software, and to permit persons to whom + * the Software is furnished to do so, subject to the following + * conditions: + * + * The above copyright notice and this permission notice shall be + * included in all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR + * OTHER DEALINGS IN THE SOFTWARE. + */ + +// ---------------------------------------------------------------------------- + +#if defined(TRACE) + +#include "cmsis_device.h" +#include "diag/Trace.h" + +// ---------------------------------------------------------------------------- + +// One of these definitions must be passed via the compiler command line +// Note: small Cortex-M0/M0+ might implement a simplified debug interface. + +//#define OS_USE_TRACE_ITM +//#define OS_USE_TRACE_SEMIHOSTING_DEBUG +//#define OS_USE_TRACE_SEMIHOSTING_STDOUT + +#if !(defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__)) +#if defined(OS_USE_TRACE_ITM) +#undef OS_USE_TRACE_ITM +#warning "ITM unavailable" +#endif // defined(OS_USE_TRACE_ITM) +#endif // !(defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__)) + +#if defined(OS_DEBUG_SEMIHOSTING_FAULTS) +#if defined(OS_USE_TRACE_SEMIHOSTING_STDOUT) || defined(OS_USE_TRACE_SEMIHOSTING_DEBUG) +#error "Cannot debug semihosting using semihosting trace; use OS_USE_TRACE_ITM" +#endif +#endif + +// ---------------------------------------------------------------------------- + +// Forward definitions. + +#if defined(OS_USE_TRACE_ITM) +static ssize_t +_trace_write_itm (const char* buf, size_t nbyte); +#endif + +#if defined(OS_USE_TRACE_SEMIHOSTING_STDOUT) +static ssize_t +_trace_write_semihosting_stdout(const char* buf, size_t nbyte); +#endif + +#if defined(OS_USE_TRACE_SEMIHOSTING_DEBUG) +static ssize_t +_trace_write_semihosting_debug(const char* buf, size_t nbyte); +#endif + +// ---------------------------------------------------------------------------- + +void +trace_initialize(void) +{ + // For regular ITM / semihosting, no inits required. +} + +// ---------------------------------------------------------------------------- + +// This function is called from _write() for fd==1 or fd==2 and from some +// of the trace_* functions. + +ssize_t +trace_write (const char* buf __attribute__((unused)), + size_t nbyte __attribute__((unused))) +{ +#if defined(OS_USE_TRACE_ITM) + return _trace_write_itm (buf, nbyte); +#elif defined(OS_USE_TRACE_SEMIHOSTING_STDOUT) + return _trace_write_semihosting_stdout(buf, nbyte); +#elif defined(OS_USE_TRACE_SEMIHOSTING_DEBUG) + return _trace_write_semihosting_debug(buf, nbyte); +#endif + + return -1; +} + +// ---------------------------------------------------------------------------- + +#if defined(OS_USE_TRACE_ITM) + +#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) + +// ITM is the ARM standard mechanism, running over SWD/SWO on Cortex-M3/M4 +// devices, and is the recommended setting, if available. +// +// The JLink probe and the GDB server fully support SWD/SWO +// and the JLink Debugging plug-in enables it by default. +// The current OpenOCD does not include support to parse the SWO stream, +// so this configuration will not work on OpenOCD (will not crash, but +// nothing will be displayed in the output console). + +#if !defined(OS_INTEGER_TRACE_ITM_STIMULUS_PORT) +#define OS_INTEGER_TRACE_ITM_STIMULUS_PORT (0) +#endif + +static ssize_t +_trace_write_itm (const char* buf, size_t nbyte) +{ + for (size_t i = 0; i < nbyte; i++) + { + // Check if ITM or the stimulus port are not enabled + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) == 0) + || ((ITM->TER & (1UL << OS_INTEGER_TRACE_ITM_STIMULUS_PORT)) == 0)) + { + return (ssize_t)i; // return the number of sent characters (may be 0) + } + + // Wait until STIMx is ready... + while (ITM->PORT[OS_INTEGER_TRACE_ITM_STIMULUS_PORT].u32 == 0) + ; + // then send data, one byte at a time + ITM->PORT[OS_INTEGER_TRACE_ITM_STIMULUS_PORT].u8 = (uint8_t) (*buf++); + } + + return (ssize_t)nbyte; // all characters successfully sent +} + +#endif // defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) + +#endif // OS_USE_TRACE_ITM + +// ---------------------------------------------------------------------------- + +#if defined(OS_USE_TRACE_SEMIHOSTING_DEBUG) || defined(OS_USE_TRACE_SEMIHOSTING_STDOUT) + +#include "arm/semihosting.h" + +// Semihosting is the other output channel that can be used for the trace +// messages. It comes in two flavours: STDOUT and DEBUG. The STDOUT channel +// is the equivalent of the stdout in POSIX and in most cases it is forwarded +// to the GDB server stdout stream. The debug channel is a separate +// channel. STDOUT is buffered, so nothing is displayed until a \n; +// DEBUG is not buffered, but can be slow. +// +// Choosing between semihosting stdout and debug depends on the capabilities +// of your GDB server, and also on specific needs. It is recommended to test +// DEBUG first, and if too slow, try STDOUT. +// +// The JLink GDB server fully support semihosting, and both configurations +// are available; to activate it, use "monitor semihosting enable" or check +// the corresponding button in the JLink Debugging plug-in. +// In OpenOCD, support for semihosting can be enabled using +// "monitor arm semihosting enable". +// +// Note: Applications built with semihosting output active normally cannot +// be executed without the debugger connected and active, since they use +// BKPT to communicate with the host. However, with a carefully written +// HardFault_Handler, the semihosting BKPT calls can be processed, making +// possible to run semihosting applications as standalone, without being +// terminated with hardware faults. + +#endif // OS_USE_TRACE_SEMIHOSTING_DEBUG_* + +// ---------------------------------------------------------------------------- + +#if defined(OS_USE_TRACE_SEMIHOSTING_STDOUT) + +static ssize_t +_trace_write_semihosting_stdout (const char* buf, size_t nbyte) +{ + static int handle; + void* block[3]; + int ret; + + if (handle == 0) + { + // On the first call get the file handle from the host + block[0] = ":tt"; // special filename to be used for stdin/out/err + block[1] = (void*) 4; // mode "w" + // length of ":tt", except null terminator + block[2] = (void*) (sizeof(":tt") - 1); + + ret = call_host (SEMIHOSTING_SYS_OPEN, (void*) block); + if (ret == -1) + return -1; + + handle = ret; + } + + block[0] = (void*) handle; + block[1] = (void*) buf; + block[2] = (void*) nbyte; + // send character array to host file/device + ret = call_host (SEMIHOSTING_SYS_WRITE, (void*) block); + // this call returns the number of bytes NOT written (0 if all ok) + + // -1 is not a legal value, but SEGGER seems to return it + if (ret == -1) + return -1; + + // The compliant way of returning errors + if (ret == (int) nbyte) + return -1; + + // Return the number of bytes written + return (ssize_t) (nbyte) - (ssize_t) ret; +} + +#endif // OS_USE_TRACE_SEMIHOSTING_STDOUT + +// ---------------------------------------------------------------------------- + +#if defined(OS_USE_TRACE_SEMIHOSTING_DEBUG) + +#define OS_INTEGER_TRACE_TMP_ARRAY_SIZE (16) + +static ssize_t +_trace_write_semihosting_debug (const char* buf, size_t nbyte) +{ + // Since the single character debug channel is quite slow, try to + // optimise and send a null terminated string, if possible. + if (buf[nbyte] == '\0') + { + // send string + call_host (SEMIHOSTING_SYS_WRITE0, (void*) buf); + } + else + { + // If not, use a local buffer to speed things up + char tmp[OS_INTEGER_TRACE_TMP_ARRAY_SIZE]; + size_t togo = nbyte; + while (togo > 0) + { + unsigned int n = ((togo < sizeof(tmp)) ? togo : sizeof(tmp)); + unsigned int i = 0; + for (; i < n; ++i, ++buf) + { + tmp[i] = *buf; + } + tmp[i] = '\0'; + + call_host (SEMIHOSTING_SYS_WRITE0, (void*) tmp); + + togo -= n; + } + } + + // All bytes written + return (ssize_t) nbyte; +} + +#endif // OS_USE_TRACE_SEMIHOSTING_DEBUG + +#endif // TRACE + +// ---------------------------------------------------------------------------- + diff --git a/system/src/newlib/README.txt b/system/src/newlib/README.txt new file mode 100644 index 0000000..26256d8 --- /dev/null +++ b/system/src/newlib/README.txt @@ -0,0 +1,16 @@ + +The following files extend or replace some of the the newlib functionality: + +_startup.c: a customised startup sequence, written in C + +_exit.c: a customised exit() implementation + +_syscalls.c: local versions of the libnosys/librdimon code + +_sbrk.c: a custom _sbrk() to match the actual linker scripts + +assert.c: implementation for the asserion macros + +_cxx.cpp: local versions of some C++ support, to avoid references to + large functions. + diff --git a/system/src/newlib/_cxx.cpp b/system/src/newlib/_cxx.cpp new file mode 100644 index 0000000..b296411 --- /dev/null +++ b/system/src/newlib/_cxx.cpp @@ -0,0 +1,72 @@ +/* + * This file is part of the ??OS++ distribution. + * (https://github.com/micro-os-plus) + * Copyright (c) 2014 Liviu Ionescu. + * + * Permission is hereby granted, free of charge, to any person + * obtaining a copy of this software and associated documentation + * files (the "Software"), to deal in the Software without + * restriction, including without limitation the rights to use, + * copy, modify, merge, publish, distribute, sublicense, and/or + * sell copies of the Software, and to permit persons to whom + * the Software is furnished to do so, subject to the following + * conditions: + * + * The above copyright notice and this permission notice shall be + * included in all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR + * OTHER DEALINGS IN THE SOFTWARE. + */ + +// ---------------------------------------------------------------------------- + +// These functions are redefined locally, to avoid references to some +// heavy implementations in the standard C++ library. + +// ---------------------------------------------------------------------------- + +#include +#include +#include "diag/Trace.h" + +// ---------------------------------------------------------------------------- + +namespace __gnu_cxx +{ + void + __attribute__((noreturn)) + __verbose_terminate_handler(); + + void + __verbose_terminate_handler() + { + trace_puts(__func__); + abort(); + } +} + +// ---------------------------------------------------------------------------- + +extern "C" +{ + void + __attribute__((noreturn)) + __cxa_pure_virtual(); + + void + __cxa_pure_virtual() + { + trace_puts(__func__); + abort(); + } +} + +// ---------------------------------------------------------------------------- + diff --git a/system/src/newlib/_exit.c b/system/src/newlib/_exit.c new file mode 100644 index 0000000..551384f --- /dev/null +++ b/system/src/newlib/_exit.c @@ -0,0 +1,81 @@ +/* + * This file is part of the ??OS++ distribution. + * (https://github.com/micro-os-plus) + * Copyright (c) 2014 Liviu Ionescu. + * + * Permission is hereby granted, free of charge, to any person + * obtaining a copy of this software and associated documentation + * files (the "Software"), to deal in the Software without + * restriction, including without limitation the rights to use, + * copy, modify, merge, publish, distribute, sublicense, and/or + * sell copies of the Software, and to permit persons to whom + * the Software is furnished to do so, subject to the following + * conditions: + * + * The above copyright notice and this permission notice shall be + * included in all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR + * OTHER DEALINGS IN THE SOFTWARE. + */ + +// ---------------------------------------------------------------------------- + +#include +#include "diag/Trace.h" + +// ---------------------------------------------------------------------------- + +#if !defined(DEBUG) +extern void +__attribute__((noreturn)) +__reset_hardware(void); +#endif + +// ---------------------------------------------------------------------------- + +// Forward declaration + +void +_exit(int code); + +// ---------------------------------------------------------------------------- + +// On Release, call the hardware reset procedure. +// On Debug we just enter an infinite loop, to be used as landmark when halting +// the debugger. +// +// It can be redefined in the application, if more functionality +// is required. + +void +__attribute__((weak)) +_exit(int code __attribute__((unused))) +{ +#if !defined(DEBUG) + __reset_hardware(); +#endif + + // TODO: write on trace + while (1) + ; +} + +// ---------------------------------------------------------------------------- + +void +__attribute__((weak,noreturn)) +abort(void) +{ + trace_puts("abort(), exiting..."); + + _exit(1); +} + +// ---------------------------------------------------------------------------- diff --git a/system/src/newlib/_sbrk.c b/system/src/newlib/_sbrk.c new file mode 100644 index 0000000..7445213 --- /dev/null +++ b/system/src/newlib/_sbrk.c @@ -0,0 +1,87 @@ +/* + * This file is part of the ??OS++ distribution. + * (https://github.com/micro-os-plus) + * Copyright (c) 2014 Liviu Ionescu. + * + * Permission is hereby granted, free of charge, to any person + * obtaining a copy of this software and associated documentation + * files (the "Software"), to deal in the Software without + * restriction, including without limitation the rights to use, + * copy, modify, merge, publish, distribute, sublicense, and/or + * sell copies of the Software, and to permit persons to whom + * the Software is furnished to do so, subject to the following + * conditions: + * + * The above copyright notice and this permission notice shall be + * included in all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR + * OTHER DEALINGS IN THE SOFTWARE. + */ + +// ---------------------------------------------------------------------------- + +#include +#include + +// ---------------------------------------------------------------------------- + +caddr_t +_sbrk(int incr); + +// ---------------------------------------------------------------------------- + +// The definitions used here should be kept in sync with the +// stack definitions in the linker script. + +caddr_t +_sbrk(int incr) +{ + extern char _Heap_Begin; // Defined by the linker. + extern char _Heap_Limit; // Defined by the linker. + + static char* current_heap_end; + char* current_block_address; + + if (current_heap_end == 0) + { + current_heap_end = &_Heap_Begin; + } + + current_block_address = current_heap_end; + + // Need to align heap to word boundary, else will get + // hard faults on Cortex-M0. So we assume that heap starts on + // word boundary, hence make sure we always add a multiple of + // 4 to it. + incr = (incr + 3) & (~3); // align value to 4 + if (current_heap_end + incr > &_Heap_Limit) + { + // Some of the libstdc++-v3 tests rely upon detecting + // out of memory errors, so do not abort here. +#if 0 + extern void abort (void); + + _write (1, "_sbrk: Heap and stack collision\n", 32); + + abort (); +#else + // Heap has overflowed + errno = ENOMEM; + return (caddr_t) - 1; +#endif + } + + current_heap_end += incr; + + return (caddr_t) current_block_address; +} + +// ---------------------------------------------------------------------------- + diff --git a/system/src/newlib/_startup.c b/system/src/newlib/_startup.c new file mode 100644 index 0000000..14038e6 --- /dev/null +++ b/system/src/newlib/_startup.c @@ -0,0 +1,349 @@ +/* + * This file is part of the ??OS++ distribution. + * (https://github.com/micro-os-plus) + * Copyright (c) 2014 Liviu Ionescu. + * + * Permission is hereby granted, free of charge, to any person + * obtaining a copy of this software and associated documentation + * files (the "Software"), to deal in the Software without + * restriction, including without limitation the rights to use, + * copy, modify, merge, publish, distribute, sublicense, and/or + * sell copies of the Software, and to permit persons to whom + * the Software is furnished to do so, subject to the following + * conditions: + * + * The above copyright notice and this permission notice shall be + * included in all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR + * OTHER DEALINGS IN THE SOFTWARE. + */ + +// ---------------------------------------------------------------------------- + +// This module contains the startup code for a portable embedded +// C/C++ application, built with newlib. +// +// Control reaches here from the reset handler via jump or call. +// +// The actual steps performed by _start are: +// - copy the initialised data region(s) +// - clear the BSS region(s) +// - initialise the system +// - run the preinit/init array (for the C++ static constructors) +// - initialise the arc/argv +// - branch to main() +// - run the fini array (for the C++ static destructors) +// - call _exit(), directly or via exit() +// +// If OS_INCLUDE_STARTUP_INIT_MULTIPLE_RAM_SECTIONS is defined, the +// code is capable of initialising multiple regions. +// +// The normal configuration is standalone, with all support +// functions implemented locally. +// +// For this to be called, the project linker must be configured without +// the startup sequence (-nostartfiles). + +// ---------------------------------------------------------------------------- + +#include +#include + +// ---------------------------------------------------------------------------- + +#if !defined(OS_INCLUDE_STARTUP_GUARD_CHECKS) +#define OS_INCLUDE_STARTUP_GUARD_CHECKS (1) +#endif + +// ---------------------------------------------------------------------------- + +#if !defined(OS_INCLUDE_STARTUP_INIT_MULTIPLE_RAM_SECTIONS) +// Begin address for the initialisation values of the .data section. +// defined in linker script +extern unsigned int _sidata; +// Begin address for the .data section; defined in linker script +extern unsigned int _sdata; +// End address for the .data section; defined in linker script +extern unsigned int _edata; + +// Begin address for the .bss section; defined in linker script +extern unsigned int __bss_start__; +// End address for the .bss section; defined in linker script +extern unsigned int __bss_end__; +#else +// The following symbols are constructs generated by the linker, indicating +// the location of various points in the "Memory regions initialisation arrays". +// These arrays are created by the linker via the managed linker script +// of each RW data mechanism. It contains the load address, execution address +// and length section and the execution and length of each BSS (zero +// initialised) section. +extern unsigned int __data_regions_array_start; +extern unsigned int __data_regions_array_end; +extern unsigned int __bss_regions_array_start; +extern unsigned int __bss_regions_array_end; +#endif + +extern void +__initialize_args (int*, char***); + +// main() is the entry point for newlib based applications. +// By default, there are no arguments, but this can be customised +// by redefining __initialize_args(), which is done when the +// semihosting configurations are used. +extern int +main (int argc, char* argv[]); + +// The implementation for the exit routine; for embedded +// applications, a system reset will be performed. +extern void +__attribute__((noreturn)) +_exit (int); + +// ---------------------------------------------------------------------------- + +// Forward declarations + +void +_start (void); + +void +__initialize_data (unsigned int* from, unsigned int* region_begin, + unsigned int* region_end); + +void +__initialize_bss (unsigned int* region_begin, unsigned int* region_end); + +void +__run_init_array (void); + +void +__run_fini_array (void); + +void +__initialize_hardware_early (void); + +void +__initialize_hardware (void); + +// ---------------------------------------------------------------------------- + +inline void +__attribute__((always_inline)) +__initialize_data (unsigned int* from, unsigned int* region_begin, + unsigned int* region_end) +{ + // Iterate and copy word by word. + // It is assumed that the pointers are word aligned. + unsigned int *p = region_begin; + while (p < region_end) + *p++ = *from++; +} + +inline void +__attribute__((always_inline)) +__initialize_bss (unsigned int* region_begin, unsigned int* region_end) +{ + // Iterate and clear word by word. + // It is assumed that the pointers are word aligned. + unsigned int *p = region_begin; + while (p < region_end) + *p++ = 0; +} + +// These magic symbols are provided by the linker. +extern void +(*__preinit_array_start[]) (void) __attribute__((weak)); +extern void +(*__preinit_array_end[]) (void) __attribute__((weak)); +extern void +(*__init_array_start[]) (void) __attribute__((weak)); +extern void +(*__init_array_end[]) (void) __attribute__((weak)); +extern void +(*__fini_array_start[]) (void) __attribute__((weak)); +extern void +(*__fini_array_end[]) (void) __attribute__((weak)); + +// Iterate over all the preinit/init routines (mainly static constructors). +inline void +__attribute__((always_inline)) +__run_init_array (void) +{ + int count; + int i; + + count = __preinit_array_end - __preinit_array_start; + for (i = 0; i < count; i++) + __preinit_array_start[i] (); + + // If you need to run the code in the .init section, please use + // the startup files, since this requires the code in crti.o and crtn.o + // to add the function prologue/epilogue. + //_init(); // DO NOT ENABE THIS! + + count = __init_array_end - __init_array_start; + for (i = 0; i < count; i++) + __init_array_start[i] (); +} + +// Run all the cleanup routines (mainly static destructors). +inline void +__attribute__((always_inline)) +__run_fini_array (void) +{ + int count; + int i; + + count = __fini_array_end - __fini_array_start; + for (i = count; i > 0; i--) + __fini_array_start[i - 1] (); + + // If you need to run the code in the .fini section, please use + // the startup files, since this requires the code in crti.o and crtn.o + // to add the function prologue/epilogue. + //_fini(); // DO NOT ENABE THIS! +} + +#if defined(DEBUG) && (OS_INCLUDE_STARTUP_GUARD_CHECKS) + +// These definitions are used to check if the routines used to +// clear the BSS and to copy the initialised DATA perform correctly. + +#define BSS_GUARD_BAD_VALUE (0xCADEBABA) + +static uint32_t volatile __attribute__ ((section(".bss_begin"))) +__bss_begin_guard; +static uint32_t volatile __attribute__ ((section(".bss_end"))) +__bss_end_guard; + +#define DATA_GUARD_BAD_VALUE (0xCADEBABA) +#define DATA_BEGIN_GUARD_VALUE (0x12345678) +#define DATA_END_GUARD_VALUE (0x98765432) + +static uint32_t volatile __attribute__ ((section(".data_begin"))) +__data_begin_guard = DATA_BEGIN_GUARD_VALUE; + +static uint32_t volatile __attribute__ ((section(".data_end"))) +__data_end_guard = DATA_END_GUARD_VALUE; + +#endif // defined(DEBUG) && (OS_INCLUDE_STARTUP_GUARD_CHECKS) + +// This is the place where Cortex-M core will go immediately after reset, +// via a call or jump from the Reset_Handler. +// +// For the call to work, and for the call to __initialize_hardware_early() +// to work, the reset stack must point to a valid internal RAM area. + +void __attribute__ ((section(".after_vectors"),noreturn,weak)) +_start (void) +{ + + // Initialise hardware right after reset, to switch clock to higher + // frequency and have the rest of the initialisations run faster. + // + // Mandatory on platforms like Kinetis, which start with the watch dog + // enabled and require an early sequence to disable it. + // + // Also useful on platform with external RAM, that need to be + // initialised before filling the BSS section. + + __initialize_hardware_early (); + + // Use Old Style DATA and BSS section initialisation, + // that will manage a single BSS sections. + +#if defined(DEBUG) && (OS_INCLUDE_STARTUP_GUARD_CHECKS) + __data_begin_guard = DATA_GUARD_BAD_VALUE; + __data_end_guard = DATA_GUARD_BAD_VALUE; +#endif + +#if !defined(OS_INCLUDE_STARTUP_INIT_MULTIPLE_RAM_SECTIONS) + // Copy the DATA segment from Flash to RAM (inlined). + __initialize_data(&_sidata, &_sdata, &_edata); +#else + + // Copy the data sections from flash to SRAM. + for (unsigned int* p = &__data_regions_array_start; + p < &__data_regions_array_end;) + { + unsigned int* from = (unsigned int *) (*p++); + unsigned int* region_begin = (unsigned int *) (*p++); + unsigned int* region_end = (unsigned int *) (*p++); + + __initialize_data (from, region_begin, region_end); + } + +#endif + +#if defined(DEBUG) && (OS_INCLUDE_STARTUP_GUARD_CHECKS) + if ((__data_begin_guard != DATA_BEGIN_GUARD_VALUE) + || (__data_end_guard != DATA_END_GUARD_VALUE)) + { + for (;;) + ; + } +#endif + +#if defined(DEBUG) && (OS_INCLUDE_STARTUP_GUARD_CHECKS) + __bss_begin_guard = BSS_GUARD_BAD_VALUE; + __bss_end_guard = BSS_GUARD_BAD_VALUE; +#endif + +#if !defined(OS_INCLUDE_STARTUP_INIT_MULTIPLE_RAM_SECTIONS) + // Zero fill the BSS section (inlined). + __initialize_bss(&__bss_start__, &__bss_end__); +#else + + // Zero fill all bss segments + for (unsigned int *p = &__bss_regions_array_start; + p < &__bss_regions_array_end;) + { + unsigned int* region_begin = (unsigned int*) (*p++); + unsigned int* region_end = (unsigned int*) (*p++); + __initialize_bss (region_begin, region_end); + } +#endif + +#if defined(DEBUG) && (OS_INCLUDE_STARTUP_GUARD_CHECKS) + if ((__bss_begin_guard != 0) || (__bss_end_guard != 0)) + { + for (;;) + ; + } +#endif + + // Hook to continue the initialisations. Usually compute and store the + // clock frequency in the global CMSIS variable, cleared above. + __initialize_hardware (); + + // Get the argc/argv (useful in semihosting configurations). + int argc; + char** argv; + __initialize_args (&argc, &argv); + + // Call the standard library initialisation (mandatory for C++ to + // execute the constructors for the static objects). + __run_init_array (); + + // Call the main entry point, and save the exit code. + int code = main (argc, argv); + + // Run the C++ static destructors. + __run_fini_array (); + + _exit (code); + + // Should never reach this, _exit() should have already + // performed a reset. + for (;;) + ; +} + +// ---------------------------------------------------------------------------- diff --git a/system/src/newlib/_syscalls.c b/system/src/newlib/_syscalls.c new file mode 100644 index 0000000..973fa79 --- /dev/null +++ b/system/src/newlib/_syscalls.c @@ -0,0 +1,1240 @@ +/* + * This file is part of the ??OS++ distribution. + * (https://github.com/micro-os-plus) + * Copyright (c) 2014 Liviu Ionescu. + * + * Permission is hereby granted, free of charge, to any person + * obtaining a copy of this software and associated documentation + * files (the "Software"), to deal in the Software without + * restriction, including without limitation the rights to use, + * copy, modify, merge, publish, distribute, sublicense, and/or + * sell copies of the Software, and to permit persons to whom + * the Software is furnished to do so, subject to the following + * conditions: + * + * The above copyright notice and this permission notice shall be + * included in all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR + * OTHER DEALINGS IN THE SOFTWARE. + */ + +// ---------------------------------------------------------------------------- + +int errno; +void *__dso_handle __attribute__ ((weak)); + +// ---------------------------------------------------------------------------- + +#if !defined(OS_USE_SEMIHOSTING) + +#include <_ansi.h> +#include <_syslist.h> +#include +//#include +#include +#include +#include +#include +#include + +void +__initialize_args(int* p_argc, char*** p_argv); + +// This is the standard default implementation for the routine to +// process args. It returns a single empty arg. +// For semihosting applications, this is redefined to get the real +// args from the debugger. You can also use it if you decide to keep +// some args in a non-volatile memory. + +void __attribute__((weak)) +__initialize_args(int* p_argc, char*** p_argv) +{ + // By the time we reach this, the data and bss should have been initialised. + + // The strings pointed to by the argv array shall be modifiable by the + // program, and retain their last-stored values between program startup + // and program termination. (static, no const) + static char name[] = ""; + + // The string pointed to by argv[0] represents the program name; + // argv[0][0] shall be the null character if the program name is not + // available from the host environment. argv[argc] shall be a null pointer. + // (static, no const) + static char* argv[2] = + { name, NULL }; + + *p_argc = 1; + *p_argv = &argv[0]; + return; +} + +// These functions are defined here to avoid linker errors in freestanding +// applications. They might be called in some error cases from library +// code. +// +// If you detect other functions to be needed, just let us know +// and we'll add them. + +__attribute__((weak)) int +raise(int sig __attribute__((unused))) +{ + errno = ENOSYS; + return -1; +} + +int +kill(pid_t pid, int sig); + +__attribute__((weak)) int +kill(pid_t pid __attribute__((unused)), int sig __attribute__((unused))) +{ + errno = ENOSYS; + return -1; +} + +#endif // !defined(OS_USE_SEMIHOSTING) + +// ---------------------------------------------------------------------------- + +// If you need the empty definitions, remove the -ffreestanding option. + +#if __STDC_HOSTED__ == 1 + +char* __env[1] = + { 0 }; +char** environ = __env; + +#if !defined(OS_USE_SEMIHOSTING) + +// Forward declarations + +int +_chown(const char* path, uid_t owner, gid_t group); + +int +_close(int fildes); + +int +_execve(char* name, char** argv, char** env); + +int +_fork(void); + +int +_fstat(int fildes, struct stat* st); + +int +_getpid(void); + +int +_gettimeofday(struct timeval* ptimeval, void* ptimezone); + +int +_isatty(int file); + +int +_kill(int pid, int sig); + +int +_link(char* existing, char* _new); + +int +_lseek(int file, int ptr, int dir); + +int +_open(char* file, int flags, int mode); + +int +_read(int file, char* ptr, int len); + +int +_readlink(const char* path, char* buf, size_t bufsize); + +int +_stat(const char* file, struct stat* st); + +int +_symlink(const char* path1, const char* path2); + +clock_t +_times(struct tms* buf); + +int +_unlink(char* name); + +int +_wait(int* status); + +int +_write(int file, char* ptr, int len); + +// Definitions + +int __attribute__((weak)) +_chown(const char* path __attribute__((unused)), + uid_t owner __attribute__((unused)), gid_t group __attribute__((unused))) +{ + errno = ENOSYS; + return -1; +} + +int __attribute__((weak)) +_close(int fildes __attribute__((unused))) +{ + errno = ENOSYS; + return -1; +} + +int __attribute__((weak)) +_execve(char* name __attribute__((unused)), char** argv __attribute__((unused)), + char** env __attribute__((unused))) +{ + errno = ENOSYS; + return -1; +} + +int __attribute__((weak)) +_fork(void) +{ + errno = ENOSYS; + return -1; +} + +int __attribute__((weak)) +_fstat(int fildes __attribute__((unused)), + struct stat* st __attribute__((unused))) +{ + errno = ENOSYS; + return -1; +} + +int __attribute__((weak)) +_getpid(void) +{ + errno = ENOSYS; + return -1; +} + +int __attribute__((weak)) +_gettimeofday(struct timeval* ptimeval __attribute__((unused)), + void* ptimezone __attribute__((unused))) +{ + errno = ENOSYS; + return -1; +} + +int __attribute__((weak)) +_isatty(int file __attribute__((unused))) +{ + errno = ENOSYS; + return 0; +} + +int __attribute__((weak)) +_kill(int pid __attribute__((unused)), int sig __attribute__((unused))) +{ + errno = ENOSYS; + return -1; +} + +int __attribute__((weak)) +_link(char* existing __attribute__((unused)), + char* _new __attribute__((unused))) +{ + errno = ENOSYS; + return -1; +} + +int __attribute__((weak)) +_lseek(int file __attribute__((unused)), int ptr __attribute__((unused)), + int dir __attribute__((unused))) +{ + errno = ENOSYS; + return -1; +} + +int __attribute__((weak)) +_open(char* file __attribute__((unused)), int flags __attribute__((unused)), + int mode __attribute__((unused))) +{ + errno = ENOSYS; + return -1; +} + +int __attribute__((weak)) +_read(int file __attribute__((unused)), char* ptr __attribute__((unused)), + int len __attribute__((unused))) +{ + errno = ENOSYS; + return -1; +} + +int __attribute__((weak)) +_readlink(const char* path __attribute__((unused)), + char* buf __attribute__((unused)), size_t bufsize __attribute__((unused))) +{ + errno = ENOSYS; + return -1; +} + +int __attribute__((weak)) +_stat(const char* file __attribute__((unused)), + struct stat* st __attribute__((unused))) +{ + errno = ENOSYS; + return -1; +} + +int __attribute__((weak)) +_symlink(const char* path1 __attribute__((unused)), + const char* path2 __attribute__((unused))) +{ + errno = ENOSYS; + return -1; +} + +clock_t __attribute__((weak)) +_times(struct tms* buf __attribute__((unused))) +{ + errno = ENOSYS; + return ((clock_t) -1); +} + +int __attribute__((weak)) +_unlink(char* name __attribute__((unused))) +{ + errno = ENOSYS; + return -1; +} + +int __attribute__((weak)) +_wait(int* status __attribute__((unused))) +{ + errno = ENOSYS; + return -1; +} + +int __attribute__((weak)) +_write(int file __attribute__((unused)), char* ptr __attribute__((unused)), + int len __attribute__((unused))) +{ + errno = ENOSYS; + return -1; +} + +// ---------------------------------------------------------------------------- + +#else // defined(OS_USE_SEMIHOSTING) + +// ---------------------------------------------------------------------------- + +/* Support files for GNU libc. Files in the system namespace go here. + Files in the C namespace (ie those that do not start with an + underscore) go in .c. */ + +#include <_ansi.h> +#include +//#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include "arm/semihosting.h" + +int +_kill (int pid, int sig); + +void +__attribute__((noreturn)) +_exit (int status); + +// Forward declarations. +int +_system (const char*); +int +_rename (const char*, const char*); +int +_isatty (int); +clock_t +_times (struct tms*); +int +_gettimeofday (struct timeval *, void*); +int +_unlink (const char*); +int +_link (void); + +int +_stat (const char*, struct stat*); + +int +_fstat (int, struct stat*); +int +_swistat (int fd, struct stat* st); +int +_getpid (int); +int +_close (int); +clock_t +_clock (void); +int +_swiclose (int); +int +_open (const char*, int, ...); +int +_swiopen (const char*, int); +int +_write (int, char*, int); +int +_swiwrite (int, char*, int); +int +_lseek (int, int, int); +int +_swilseek (int, int, int); +int +_read (int, char*, int); +int +_swiread (int, char*, int); + +void +initialise_monitor_handles (void); + +void +__initialize_args (int* p_argc, char*** p_argv); + +static int +checkerror (int); +static int +error (int); +static int +get_errno (void); + +// ---------------------------------------------------------------------------- + +#define ARGS_BUF_ARRAY_SIZE 80 +#define ARGV_BUF_ARRAY_SIZE 10 + +typedef struct +{ + char* pCommandLine; + int size; +} CommandLineBlock; + +void +__initialize_args (int* p_argc, char*** p_argv) +{ + + // Array of chars to receive the command line from the host + static char args_buf[ARGS_BUF_ARRAY_SIZE]; + + // Array of pointers to store the final argv pointers (pointing + // in the above array). + static char* argv_buf[ARGV_BUF_ARRAY_SIZE]; + + int argc = 0; + int isInArgument = 0; + + CommandLineBlock cmdBlock; + cmdBlock.pCommandLine = args_buf; + cmdBlock.size = sizeof(args_buf) - 1; + + int ret = call_host (SEMIHOSTING_SYS_GET_CMDLINE, &cmdBlock); + if (ret == 0) + { + + // In case the host send more than we can chew, limit the + // string to our buffer. + args_buf[ARGS_BUF_ARRAY_SIZE - 1] = '\0'; + + // The command line is a null terminated string + char* p = cmdBlock.pCommandLine; + + int delim = '\0'; + int ch; + + while ((ch = *p) != '\0') + { + if (isInArgument == 0) + { + if (!isblank(ch)) + { + if (argc + >= (int) ((sizeof(argv_buf) / sizeof(argv_buf[0])) - 1)) + break; + + if (ch == '"' || ch == '\'') + { + // Remember the delimiter to search for the + // corresponding terminator + delim = ch; + ++p; // skip the delimiter + ch = *p; + } + // Remember the arg beginning address + argv_buf[argc++] = p; + isInArgument = 1; + } + } + else if (delim != '\0') + { + if ((ch == delim)) + { + delim = '\0'; + *p = '\0'; + isInArgument = 0; + } + } + else if (isblank(ch)) + { + delim = '\0'; + *p = '\0'; + isInArgument = 0; + } + ++p; + } + } + + if (argc == 0) + { + // No args found in string, return a single empty name. + args_buf[0] = '\0'; + argv_buf[0] = &args_buf[0]; + ++argc; + } + + // Must end the array with a null pointer. + argv_buf[argc] = NULL; + + *p_argc = argc; + *p_argv = &argv_buf[0]; + + // temporary here + initialise_monitor_handles (); + + return; +} + +// ---------------------------------------------------------------------------- + +void +_exit (int status) +{ + /* There is only one SWI for both _exit and _kill. For _exit, call + the SWI with the second argument set to -1, an invalid value for + signum, so that the SWI handler can distinguish the two calls. + Note: The RDI implementation of _kill throws away both its + arguments. */ + report_exception ( + status == 0 ? ADP_Stopped_ApplicationExit : ADP_Stopped_RunTimeError); +} + +// ---------------------------------------------------------------------------- + +int __attribute__((weak)) +_kill (int pid __attribute__((unused)), int sig __attribute__((unused))) +{ + errno = ENOSYS; + return -1; +} + +// ---------------------------------------------------------------------------- + +/* Struct used to keep track of the file position, just so we + can implement fseek(fh,x,SEEK_CUR). */ +struct fdent +{ + int handle; + int pos; +}; + +#define MAX_OPEN_FILES 20 + +/* User file descriptors (fd) are integer indexes into + the openfiles[] array. Error checking is done by using + findslot(). + + This openfiles array is manipulated directly by only + these 5 functions: + + findslot() - Translate entry. + newslot() - Find empty entry. + initilise_monitor_handles() - Initialize entries. + _swiopen() - Initialize entry. + _close() - Handle stdout == stderr case. + + Every other function must use findslot(). */ + +static struct fdent openfiles[MAX_OPEN_FILES]; + +static struct fdent* +findslot (int); +static int +newslot (void); + +/* Register name faking - works in collusion with the linker. */ +register char* stack_ptr asm ("sp"); + +/* following is copied from libc/stdio/local.h to check std streams */ +extern void __sinit(struct _reent*); +#define CHECK_INIT(ptr) \ + do \ + { \ + if ((ptr) && !(ptr)->__sdidinit) \ + __sinit (ptr); \ + } \ + while (0) + +static int monitor_stdin; +static int monitor_stdout; +static int monitor_stderr; + +/* Return a pointer to the structure associated with + the user file descriptor fd. */ +static struct fdent* +findslot (int fd) +{ + CHECK_INIT(_REENT); + + /* User file descriptor is out of range. */ + if ((unsigned int) fd >= MAX_OPEN_FILES) + { + return NULL; + } + + /* User file descriptor is open? */ + if (openfiles[fd].handle == -1) + { + return NULL; + } + + /* Valid. */ + return &openfiles[fd]; +} + +/* Return the next lowest numbered free file + structure, or -1 if we can't find one. */ +static int +newslot (void) +{ + int i; + + for (i = 0; i < MAX_OPEN_FILES; i++) + { + if (openfiles[i].handle == -1) + { + break; + } + } + + if (i == MAX_OPEN_FILES) + { + return -1; + } + + return i; +} + +void +initialise_monitor_handles (void) +{ + int i; + + /* Open the standard file descriptors by opening the special + * teletype device, ":tt", read-only to obtain a descriptor for + * standard input and write-only to obtain a descriptor for standard + * output. Finally, open ":tt" in append mode to obtain a descriptor + * for standard error. Since this is a write mode, most kernels will + * probably return the same value as for standard output, but the + * kernel can differentiate the two using the mode flag and return a + * different descriptor for standard error. + */ + + int volatile block[3]; + + block[0] = (int) ":tt"; + block[2] = 3; /* length of filename */ + block[1] = 0; /* mode "r" */ + monitor_stdin = call_host (SEMIHOSTING_SYS_OPEN, (void*) block); + + block[0] = (int) ":tt"; + block[2] = 3; /* length of filename */ + block[1] = 4; /* mode "w" */ + monitor_stdout = call_host (SEMIHOSTING_SYS_OPEN, (void*) block); + + block[0] = (int) ":tt"; + block[2] = 3; /* length of filename */ + block[1] = 8; /* mode "a" */ + monitor_stderr = call_host (SEMIHOSTING_SYS_OPEN, (void*) block); + + /* If we failed to open stderr, redirect to stdout. */ + if (monitor_stderr == -1) + { + monitor_stderr = monitor_stdout; + } + + for (i = 0; i < MAX_OPEN_FILES; i++) + { + openfiles[i].handle = -1; + } + + openfiles[0].handle = monitor_stdin; + openfiles[0].pos = 0; + openfiles[1].handle = monitor_stdout; + openfiles[1].pos = 0; + openfiles[2].handle = monitor_stderr; + openfiles[2].pos = 0; +} + +static int +get_errno (void) +{ + return call_host (SEMIHOSTING_SYS_ERRNO, NULL); +} + +/* Set errno and return result. */ +static int +error (int result) +{ + errno = get_errno (); + return result; +} + +/* Check the return and set errno appropriately. */ +static int +checkerror (int result) +{ + if (result == -1) + { + return error (-1); + } + + return result; +} + +/* fh, is a valid internal file handle. + ptr, is a null terminated string. + len, is the length in bytes to read. + Returns the number of bytes *not* written. */ +int +_swiread (int fh, char* ptr, int len) +{ + int block[3]; + + block[0] = fh; + block[1] = (int) ptr; + block[2] = len; + + return checkerror (call_host (SEMIHOSTING_SYS_READ, block)); +} + +/* fd, is a valid user file handle. + Translates the return of _swiread into + bytes read. */ +int +_read (int fd, char* ptr, int len) +{ + int res; + struct fdent *pfd; + + pfd = findslot (fd); + if (pfd == NULL) + { + errno = EBADF; + return -1; + } + + res = _swiread (pfd->handle, ptr, len); + + if (res == -1) + { + return res; + } + + pfd->pos += len - res; + + /* res == len is not an error, + at least if we want feof() to work. */ + return len - res; +} + +/* fd, is a user file descriptor. */ +int +_swilseek (int fd, int ptr, int dir) +{ + int res; + struct fdent *pfd; + + /* Valid file descriptor? */ + pfd = findslot (fd); + if (pfd == NULL) + { + errno = EBADF; + return -1; + } + + /* Valid whence? */ + if ((dir != SEEK_CUR) && (dir != SEEK_SET) && (dir != SEEK_END)) + { + errno = EINVAL; + return -1; + } + + /* Convert SEEK_CUR to SEEK_SET */ + if (dir == SEEK_CUR) + { + ptr = pfd->pos + ptr; + /* The resulting file offset would be negative. */ + if (ptr < 0) + { + errno = EINVAL; + if ((pfd->pos > 0) && (ptr > 0)) + { + errno = EOVERFLOW; + } + return -1; + } + dir = SEEK_SET; + } + + int block[2]; + if (dir == SEEK_END) + { + block[0] = pfd->handle; + res = checkerror (call_host (SEMIHOSTING_SYS_FLEN, block)); + if (res == -1) + { + return -1; + } + ptr += res; + } + + /* This code only does absolute seeks. */ + block[0] = pfd->handle; + block[1] = ptr; + res = checkerror (call_host (SEMIHOSTING_SYS_SEEK, block)); + + /* At this point ptr is the current file position. */ + if (res >= 0) + { + pfd->pos = ptr; + return ptr; + } + else + { + return -1; + } +} + +int +_lseek (int fd, int ptr, int dir) +{ + return _swilseek (fd, ptr, dir); +} + +/* fh, is a valid internal file handle. + Returns the number of bytes *not* written. */ +int +_swiwrite (int fh, char* ptr, int len) +{ + int block[3]; + + block[0] = fh; + block[1] = (int) ptr; + block[2] = len; + + return checkerror (call_host (SEMIHOSTING_SYS_WRITE, block)); +} + +/* fd, is a user file descriptor. */ +int +_write (int fd, char* ptr, int len) +{ + int res; + struct fdent *pfd; + + pfd = findslot (fd); + if (pfd == NULL) + { + errno = EBADF; + return -1; + } + + res = _swiwrite (pfd->handle, ptr, len); + + /* Clearly an error. */ + if (res < 0) + { + return -1; + } + + pfd->pos += len - res; + + /* We wrote 0 bytes? + Retrieve errno just in case. */ + if ((len - res) == 0) + { + return error (0); + } + + return (len - res); +} + +int +_swiopen (const char* path, int flags) +{ + int aflags = 0, fh; + uint32_t block[3]; + + int fd = newslot (); + + if (fd == -1) + { + errno = EMFILE; + return -1; + } + + /* It is an error to open a file that already exists. */ + if ((flags & O_CREAT) && (flags & O_EXCL)) + { + struct stat st; + int res; + res = _stat (path, &st); + if (res != -1) + { + errno = EEXIST; + return -1; + } + } + + /* The flags are Unix-style, so we need to convert them. */ +#ifdef O_BINARY + if (flags & O_BINARY) + { + aflags |= 1; + } +#endif + + /* In O_RDONLY we expect aflags == 0. */ + + if (flags & O_RDWR) + { + aflags |= 2; + } + + if ((flags & O_CREAT) || (flags & O_TRUNC) || (flags & O_WRONLY)) + { + aflags |= 4; + } + + if (flags & O_APPEND) + { + /* Can't ask for w AND a; means just 'a'. */ + aflags &= ~4; + aflags |= 8; + } + + block[0] = (uint32_t) path; + block[2] = strlen (path); + block[1] = (uint32_t) aflags; + + fh = call_host (SEMIHOSTING_SYS_OPEN, block); + + /* Return a user file descriptor or an error. */ + if (fh >= 0) + { + openfiles[fd].handle = fh; + openfiles[fd].pos = 0; + return fd; + } + else + { + return error (fh); + } +} + +int +_open (const char* path, int flags, ...) +{ + return _swiopen (path, flags); +} + +/* fh, is a valid internal file handle. */ +int +_swiclose (int fh) +{ + return checkerror (call_host (SEMIHOSTING_SYS_CLOSE, &fh)); +} + +/* fd, is a user file descriptor. */ +int +_close (int fd) +{ + int res; + struct fdent *pfd; + + pfd = findslot (fd); + if (pfd == NULL) + { + errno = EBADF; + return -1; + } + + /* Handle stderr == stdout. */ + if ((fd == 1 || fd == 2) && (openfiles[1].handle == openfiles[2].handle)) + { + pfd->handle = -1; + return 0; + } + + /* Attempt to close the handle. */ + res = _swiclose (pfd->handle); + + /* Reclaim handle? */ + if (res == 0) + { + pfd->handle = -1; + } + + return res; +} + +int __attribute__((weak)) +_getpid (int n __attribute__ ((unused))) +{ + return 1; +} + +int +_swistat (int fd, struct stat* st) +{ + struct fdent *pfd; + int res; + + pfd = findslot (fd); + if (pfd == NULL) + { + errno = EBADF; + return -1; + } + + /* Always assume a character device, + with 1024 byte blocks. */ + st->st_mode |= S_IFCHR; + st->st_blksize = 1024; + res = checkerror (call_host (SEMIHOSTING_SYS_FLEN, &pfd->handle)); + if (res == -1) + { + return -1; + } + + /* Return the file size. */ + st->st_size = res; + return 0; +} + +int __attribute__((weak)) +_fstat (int fd, struct stat* st) +{ + memset (st, 0, sizeof(*st)); + return _swistat (fd, st); +} + +int __attribute__((weak)) +_stat (const char*fname, struct stat *st) +{ + int fd, res; + memset (st, 0, sizeof(*st)); + /* The best we can do is try to open the file readonly. + If it exists, then we can guess a few things about it. */ + if ((fd = _open (fname, O_RDONLY)) == -1) + { + return -1; + } + st->st_mode |= S_IFREG | S_IREAD; + res = _swistat (fd, st); + /* Not interested in the error. */ + _close (fd); + return res; +} + +int __attribute__((weak)) +_link (void) +{ + errno = ENOSYS; + return -1; +} + +int +_unlink (const char* path) +{ + int res; + uint32_t block[2]; + block[0] = (uint32_t) path; + block[1] = strlen (path); + res = call_host (SEMIHOSTING_SYS_REMOVE, block); + + if (res == -1) + { + return error (res); + } + return 0; +} + +int +_gettimeofday (struct timeval* tp, void* tzvp) +{ + struct timezone* tzp = tzvp; + if (tp) + { + /* Ask the host for the seconds since the Unix epoch. */ + tp->tv_sec = call_host (SEMIHOSTING_SYS_TIME, NULL); + tp->tv_usec = 0; + } + + /* Return fixed data for the timezone. */ + if (tzp) + { + tzp->tz_minuteswest = 0; + tzp->tz_dsttime = 0; + } + + return 0; +} + +/* Return a clock that ticks at 100Hz. */ +clock_t +_clock (void) +{ + clock_t timeval; + + timeval = (clock_t) call_host (SEMIHOSTING_SYS_CLOCK, NULL); + return timeval; +} + +/* Return a clock that ticks at 100Hz. */ +clock_t +_times (struct tms* tp) +{ + clock_t timeval = _clock (); + + if (tp) + { + tp->tms_utime = timeval; /* user time */ + tp->tms_stime = 0; /* system time */ + tp->tms_cutime = 0; /* user time, children */ + tp->tms_cstime = 0; /* system time, children */ + } + + return timeval; +} + +int +_isatty (int fd) +{ + struct fdent *pfd; + int tty; + + pfd = findslot (fd); + if (pfd == NULL) + { + errno = EBADF; + return 0; + } + + tty = call_host (SEMIHOSTING_SYS_ISTTY, &pfd->handle); + + if (tty == 1) + { + return 1; + } + + errno = get_errno (); + return 0; +} + +int +_system (const char* s) +{ + uint32_t block[2]; + int e; + + /* Hmmm. The ARM debug interface specification doesn't say whether + SYS_SYSTEM does the right thing with a null argument, or assign any + meaning to its return value. Try to do something reasonable.... */ + if (!s) + { + return 1; /* maybe there is a shell available? we can hope. :-P */ + } + block[0] = (uint32_t) s; + block[1] = strlen (s); + e = checkerror (call_host (SEMIHOSTING_SYS_SYSTEM, block)); + if ((e >= 0) && (e < 256)) + { + /* We have to convert e, an exit status to the encoded status of + the command. To avoid hard coding the exit status, we simply + loop until we find the right position. */ + int exit_code; + + for (exit_code = e; e && WEXITSTATUS (e) != exit_code; e <<= 1) + { + continue; + } + } + return e; +} + +int +_rename (const char* oldpath, const char* newpath) +{ + uint32_t block[4]; + block[0] = (uint32_t) oldpath; + block[1] = strlen (oldpath); + block[2] = (uint32_t) newpath; + block[3] = strlen (newpath); + return checkerror (call_host (SEMIHOSTING_SYS_RENAME, block)) ? -1 : 0; +} + +// ---------------------------------------------------------------------------- +// Required by Google Tests + +int +mkdir (const char *path __attribute__((unused)), + mode_t mode __attribute__((unused))) +{ +#if 0 + // always return true + return 0; +#else + errno = ENOSYS; + return -1; +#endif +} + +char * +getcwd (char *buf, size_t size) +{ + // no cwd available via semihosting, so we use the temporary folder + strncpy (buf, "/tmp", size); + return buf; +} + +#endif // defined OS_USE_SEMIHOSTING + +#endif // __STDC_HOSTED__ == 1 diff --git a/system/src/newlib/assert.c b/system/src/newlib/assert.c new file mode 100644 index 0000000..5bffcdc --- /dev/null +++ b/system/src/newlib/assert.c @@ -0,0 +1,77 @@ +/* + * This file is part of the ??OS++ distribution. + * (https://github.com/micro-os-plus) + * Copyright (c) 2014 Liviu Ionescu. + * + * Permission is hereby granted, free of charge, to any person + * obtaining a copy of this software and associated documentation + * files (the "Software"), to deal in the Software without + * restriction, including without limitation the rights to use, + * copy, modify, merge, publish, distribute, sublicense, and/or + * sell copies of the Software, and to permit persons to whom + * the Software is furnished to do so, subject to the following + * conditions: + * + * The above copyright notice and this permission notice shall be + * included in all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR + * OTHER DEALINGS IN THE SOFTWARE. + */ + +#include +#include +#include + +#include "diag/Trace.h" + +// ---------------------------------------------------------------------------- + +void +__attribute__((noreturn)) +__assert_func (const char *file, int line, const char *func, + const char *failedexpr) +{ + trace_printf ("assertion \"%s\" failed: file \"%s\", line %d%s%s\n", + failedexpr, file, line, func ? ", function: " : "", + func ? func : ""); + abort (); + /* NOTREACHED */ +} + +// ---------------------------------------------------------------------------- + +// This is STM32 specific, but can be used on other platforms too. +// If you need it, add the following to your application header: + +//#ifdef USE_FULL_ASSERT +//#define assert_param(expr) ((expr) ? (void)0 : assert_failed((uint8_t *)__FILE__, __LINE__)) +//void assert_failed(uint8_t* file, uint32_t line); +//#else +//#define assert_param(expr) ((void)0) +//#endif // USE_FULL_ASSERT + +#if defined(USE_FULL_ASSERT) + +void +assert_failed (uint8_t* file, uint32_t line); + +// Called from the assert_param() macro, usually defined in the stm32f*_conf.h +void +__attribute__((noreturn, weak)) +assert_failed (uint8_t* file, uint32_t line) +{ + trace_printf ("assert_param() failed: file \"%s\", line %d\n", file, line); + abort (); + /* NOTREACHED */ +} + +#endif // defined(USE_FULL_ASSERT) + +// ---------------------------------------------------------------------------- diff --git a/system/src/stm32f0-stdperiph/.stm32f0xx_i2c.c.swo b/system/src/stm32f0-stdperiph/.stm32f0xx_i2c.c.swo new file mode 100644 index 0000000..8eaea61 Binary files /dev/null and b/system/src/stm32f0-stdperiph/.stm32f0xx_i2c.c.swo differ diff --git a/system/src/stm32f0-stdperiph/.stm32f0xx_i2c.c.swp b/system/src/stm32f0-stdperiph/.stm32f0xx_i2c.c.swp new file mode 100644 index 0000000..2637b09 Binary files /dev/null and b/system/src/stm32f0-stdperiph/.stm32f0xx_i2c.c.swp differ diff --git a/system/src/stm32f0-stdperiph/stm32f0xx_adc.c b/system/src/stm32f0-stdperiph/stm32f0xx_adc.c new file mode 100644 index 0000000..59b88fe --- /dev/null +++ b/system/src/stm32f0-stdperiph/stm32f0xx_adc.c @@ -0,0 +1,1240 @@ +/** + ****************************************************************************** + * @file stm32f0xx_adc.c + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file provides firmware functions to manage the following + * functionalities of the Analog to Digital Convertor (ADC) peripheral: + * + Initialization and Configuration + * + Power saving + * + Analog Watchdog configuration + * + Temperature Sensor, Vrefint (Internal Reference Voltage) and + * Vbat (Voltage battery) management + * + ADC Channels Configuration + * + ADC Channels DMA Configuration + * + Interrupts and flags management + * + * @verbatim +================================================================================ + ##### How to use this driver ##### +================================================================================ + [..] + (#) Enable the ADC interface clock using + RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE); + (#) ADC pins configuration + (++) Enable the clock for the ADC GPIOs using the following function: + RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOx, ENABLE); + (++) Configure these ADC pins in analog mode using GPIO_Init(); + (#) Configure the ADC conversion resolution, data alignment, external + trigger and edge, scan direction and Enable/Disable the continuous mode + using the ADC_Init() function. + (#) Activate the ADC peripheral using ADC_Cmd() function. + + *** ADC channels group configuration *** + ============================================ + [..] + (+) To configure the ADC channels features, use ADC_Init() and + ADC_ChannelConfig() functions. + (+) To activate the continuous mode, use the ADC_ContinuousModeCmd() + function. + (+) To activate the Discontinuous mode, use the ADC_DiscModeCmd() functions. + (+) To activate the overrun mode, use the ADC_OverrunModeCmd() functions. + (+) To activate the calibration mode, use the ADC_GetCalibrationFactor() functions. + (+) To read the ADC converted values, use the ADC_GetConversionValue() + function. + + *** DMA for ADC channels features configuration *** + ============================================================= + [..] + (+) To enable the DMA mode for ADC channels group, use the ADC_DMACmd() function. + (+) To configure the DMA transfer request, use ADC_DMARequestModeConfig() function. + + * @endverbatim + * + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx_adc.h" +#include "stm32f0xx_rcc.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @defgroup ADC + * @brief ADC driver modules + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* ADC CFGR mask */ +#define CFGR1_CLEAR_MASK ((uint32_t)0xFFFFD203) + +/* Calibration time out */ +#define CALIBRATION_TIMEOUT ((uint32_t)0x0000F000) + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** @defgroup ADC_Private_Functions + * @{ + */ + +/** @defgroup ADC_Group1 Initialization and Configuration functions + * @brief Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### Initialization and Configuration functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Initialize and configure the ADC Prescaler + (+) ADC Conversion Resolution (12bit..6bit) + (+) ADC Continuous Conversion Mode (Continuous or Single conversion) + (+) External trigger Edge and source + (+) Converted data alignment (left or right) + (+) The direction in which the channels will be scanned in the sequence + (+) Enable or disable the ADC peripheral + +@endverbatim + * @{ + */ + +/** + * @brief Deinitializes ADC1 peripheral registers to their default reset values. + * @param ADCx: where x can be 1 to select the ADC peripheral. + * @retval None + */ +void ADC_DeInit(ADC_TypeDef* ADCx) +{ + /* Check the parameters */ + assert_param(IS_ADC_ALL_PERIPH(ADCx)); + + if(ADCx == ADC1) + { + /* Enable ADC1 reset state */ + RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE); + + /* Release ADC1 from reset state */ + RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE); + } +} + +/** + * @brief Initializes the ADCx peripheral according to the specified parameters + * in the ADC_InitStruct. + * @note This function is used to configure the global features of the ADC ( + * Resolution, Data Alignment, continuous mode activation, External + * trigger source and edge, Sequence Scan Direction). + * @param ADCx: where x can be 1 to select the ADC peripheral. + * @param ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains + * the configuration information for the specified ADC peripheral. + * @retval None + */ +void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct) +{ + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_PERIPH(ADCx)); + assert_param(IS_ADC_RESOLUTION(ADC_InitStruct->ADC_Resolution)); + assert_param(IS_FUNCTIONAL_STATE(ADC_InitStruct->ADC_ContinuousConvMode)); + assert_param(IS_ADC_EXT_TRIG_EDGE(ADC_InitStruct->ADC_ExternalTrigConvEdge)); + assert_param(IS_ADC_EXTERNAL_TRIG_CONV(ADC_InitStruct->ADC_ExternalTrigConv)); + assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); + assert_param(IS_ADC_SCAN_DIRECTION(ADC_InitStruct->ADC_ScanDirection)); + + /* Get the ADCx CFGR value */ + tmpreg = ADCx->CFGR1; + + /* Clear SCANDIR, RES[1:0], ALIGN, EXTSEL[2:0], EXTEN[1:0] and CONT bits */ + tmpreg &= CFGR1_CLEAR_MASK; + + /*---------------------------- ADCx CFGR Configuration ---------------------*/ + + /* Set RES[1:0] bits according to ADC_Resolution value */ + /* Set CONT bit according to ADC_ContinuousConvMode value */ + /* Set EXTEN[1:0] bits according to ADC_ExternalTrigConvEdge value */ + /* Set EXTSEL[2:0] bits according to ADC_ExternalTrigConv value */ + /* Set ALIGN bit according to ADC_DataAlign value */ + /* Set SCANDIR bit according to ADC_ScanDirection value */ + + tmpreg |= (uint32_t)(ADC_InitStruct->ADC_Resolution | ((uint32_t)(ADC_InitStruct->ADC_ContinuousConvMode) << 13) | + ADC_InitStruct->ADC_ExternalTrigConvEdge | ADC_InitStruct->ADC_ExternalTrigConv | + ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ScanDirection); + + /* Write to ADCx CFGR */ + ADCx->CFGR1 = tmpreg; +} + +/** + * @brief Fills each ADC_InitStruct member with its default value. + * @note This function is used to initialize the global features of the ADC ( + * Resolution, Data Alignment, continuous mode activation, External + * trigger source and edge, Sequence Scan Direction). + * @param ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will + * be initialized. + * @retval None + */ +void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct) +{ + /* Reset ADC init structure parameters values */ + /* Initialize the ADC_Resolution member */ + ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b; + + /* Initialize the ADC_ContinuousConvMode member */ + ADC_InitStruct->ADC_ContinuousConvMode = DISABLE; + + /* Initialize the ADC_ExternalTrigConvEdge member */ + ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None; + + /* Initialize the ADC_ExternalTrigConv member */ + ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_TRGO; + + /* Initialize the ADC_DataAlign member */ + ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right; + + /* Initialize the ADC_ScanDirection member */ + ADC_InitStruct->ADC_ScanDirection = ADC_ScanDirection_Upward; +} + +/** + * @brief Enables or disables the specified ADC peripheral. + * @param ADCx: where x can be 1 to select the ADC1 peripheral. + * @param NewState: new state of the ADCx peripheral. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_ADC_ALL_PERIPH(ADCx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Set the ADEN bit to Enable the ADC peripheral */ + ADCx->CR |= (uint32_t)ADC_CR_ADEN; + } + else + { + /* Set the ADDIS to Disable the ADC peripheral */ + ADCx->CR |= (uint32_t)ADC_CR_ADDIS; + } +} + +/** + * @brief Configure the ADC to either be clocked by the asynchronous clock(which is + * independent, the dedicated 14MHz clock) or the synchronous clock derived from + * the APB clock of the ADC bus interface divided by 2 or 4 + * @note This function can be called only when ADC is disabled. + * @param ADCx: where x can be 1 to select the ADC1 peripheral. + * @param ADC_ClockMode: This parameter can be : + * @arg ADC_ClockMode_AsynClk: ADC clocked by the dedicated 14MHz clock + * @arg ADC_ClockMode_SynClkDiv2: ADC clocked by PCLK/2 + * @arg ADC_ClockMode_SynClkDiv4: ADC clocked by PCLK/4 + * @retval None + */ +void ADC_ClockModeConfig(ADC_TypeDef* ADCx, uint32_t ADC_ClockMode) +{ + /* Check the parameters */ + assert_param(IS_ADC_ALL_PERIPH(ADCx)); + assert_param(IS_ADC_CLOCKMODE(ADC_ClockMode)); + + /* Configure the ADC Clock mode according to ADC_ClockMode */ + ADCx->CFGR2 = (uint32_t)ADC_ClockMode; + +} + +/** + * @brief Enables or disables the jitter when the ADC is clocked by PCLK div2 + * or div4 + * @note This function is obsolete and maintained for legacy purpose only. ADC_ClockModeConfig() + * function should be used instead. + * @param ADCx: where x can be 1 to select the ADC1 peripheral. + * @param ADC_JitterOff: This parameter can be : + * @arg ADC_JitterOff_PCLKDiv2: Remove jitter when ADC is clocked by PLCK divided by 2 + * @arg ADC_JitterOff_PCLKDiv4: Remove jitter when ADC is clocked by PLCK divided by 4 + * @param NewState: new state of the ADCx jitter. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void ADC_JitterCmd(ADC_TypeDef* ADCx, uint32_t ADC_JitterOff, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_ADC_ALL_PERIPH(ADCx)); + assert_param(IS_ADC_JITTEROFF(ADC_JitterOff)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Disable Jitter */ + ADCx->CFGR2 |= (uint32_t)ADC_JitterOff; + } + else + { + /* Enable Jitter */ + ADCx->CFGR2 &= (uint32_t)(~ADC_JitterOff); + } +} + +/** + * @} + */ + +/** @defgroup ADC_Group2 Power saving functions + * @brief Power saving functions + * +@verbatim + =============================================================================== + ##### Power saving functions ##### + =============================================================================== + [..] This section provides functions allowing to reduce power consumption. + [..] The two function must be combined to get the maximal benefits: + When the ADC frequency is higher than the CPU one, it is recommended to + (#) Enable the Auto Delayed Conversion mode : + ==> using ADC_WaitModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState); + (#) Enable the power off in Delay phases : + ==> using ADC_AutoPowerOffCmd(ADC_TypeDef* ADCx, FunctionalState NewState); + +@endverbatim + * @{ + */ + +/** + * @brief Enables or disables the ADC Power Off. + * @note ADC power-on and power-off can be managed by hardware to cut the + * consumption when the ADC is not converting. + * @param ADCx: where x can be 1 to select the ADC1 peripheral. + * @note The ADC can be powered down: + * - During the Auto delay phase: The ADC is powered on again at the end + * of the delay (until the previous data is read from the ADC data register). + * - During the ADC is waiting for a trigger event: The ADC is powered up + * at the next trigger event (when the conversion is started). + * @param NewState: new state of the ADCx power Off. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void ADC_AutoPowerOffCmd(ADC_TypeDef* ADCx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_ADC_ALL_PERIPH(ADCx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the ADC Automatic Power-Off */ + ADCx->CFGR1 |= ADC_CFGR1_AUTOFF; + } + else + { + /* Disable the ADC Automatic Power-Off */ + ADCx->CFGR1 &= (uint32_t)~ADC_CFGR1_AUTOFF; + } +} + +/** + * @brief Enables or disables the Wait conversion mode. + * @note When the CPU clock is not fast enough to manage the data rate, a + * Hardware delay can be introduced between ADC conversions to reduce + * this data rate. + * @note The Hardware delay is inserted after each conversions and until the + * previous data is read from the ADC data register + * @note This is a way to automatically adapt the speed of the ADC to the speed + * of the system which will read the data. + * @note Any hardware triggers wich occur while a conversion is on going or + * while the automatic Delay is applied are ignored + * @param ADCx: where x can be 1 to select the ADC1 peripheral. + * @param NewState: new state of the ADCx Auto-Delay. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void ADC_WaitModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_ADC_ALL_PERIPH(ADCx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the ADC Automatic Delayed conversion */ + ADCx->CFGR1 |= ADC_CFGR1_WAIT; + } + else + { + /* Disable the ADC Automatic Delayed conversion */ + ADCx->CFGR1 &= (uint32_t)~ADC_CFGR1_WAIT; + } +} + +/** + * @} + */ + +/** @defgroup ADC_Group3 Analog Watchdog configuration functions + * @brief Analog Watchdog configuration functions + * +@verbatim + =============================================================================== + ##### Analog Watchdog configuration functions ##### + =============================================================================== + [..] This section provides functions allowing to configure the Analog Watchdog + (AWD) feature in the ADC. + [..] A typical configuration Analog Watchdog is done following these steps : + (#) the ADC guarded channel(s) is (are) selected using the + ADC_AnalogWatchdogSingleChannelConfig() function. + (#) The Analog watchdog lower and higher threshold are configured using the + ADC_AnalogWatchdogThresholdsConfig() function. + (#) The Analog watchdog is enabled and configured to enable the check, on one + or more channels, using the ADC_AnalogWatchdogCmd() function. + (#) Enable the analog watchdog on the selected channel using + ADC_AnalogWatchdogSingleChannelCmd() function + +@endverbatim + * @{ + */ + +/** + * @brief Enables or disables the analog watchdog + * @param ADCx: where x can be 1 to select the ADC1 peripheral. + * @param NewState: new state of the ADCx Analog Watchdog. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void ADC_AnalogWatchdogCmd(ADC_TypeDef* ADCx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_ADC_ALL_PERIPH(ADCx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the ADC Analog Watchdog */ + ADCx->CFGR1 |= ADC_CFGR1_AWDEN; + } + else + { + /* Disable the ADC Analog Watchdog */ + ADCx->CFGR1 &= (uint32_t)~ADC_CFGR1_AWDEN; + } +} + +/** + * @brief Configures the high and low thresholds of the analog watchdog. + * @param ADCx: where x can be 1 to select the ADC1 peripheral. + * @param HighThreshold: the ADC analog watchdog High threshold value. + * This parameter must be a 12bit value. + * @param LowThreshold: the ADC analog watchdog Low threshold value. + * This parameter must be a 12bit value. + * @retval None + */ +void ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef* ADCx, uint16_t HighThreshold, + uint16_t LowThreshold) +{ + /* Check the parameters */ + assert_param(IS_ADC_ALL_PERIPH(ADCx)); + assert_param(IS_ADC_THRESHOLD(HighThreshold)); + assert_param(IS_ADC_THRESHOLD(LowThreshold)); + + /* Set the ADCx high and low threshold */ + ADCx->TR = LowThreshold | ((uint32_t)HighThreshold << 16); + +} + +/** + * @brief Configures the analog watchdog guarded single channel + * @param ADCx: where x can be 1 to select the ADC1 peripheral. + * @param ADC_AnalogWatchdog_Channel: the ADC channel to configure for the analog watchdog. + * This parameter can be one of the following values: + * @arg ADC_AnalogWatchdog_Channel_0: ADC Channel0 selected + * @arg ADC_AnalogWatchdog_Channel_1: ADC Channel1 selected + * @arg ADC_AnalogWatchdog_Channel_2: ADC Channel2 selected + * @arg ADC_AnalogWatchdog_Channel_3: ADC Channel3 selected + * @arg ADC_AnalogWatchdog_Channel_4: ADC Channel4 selected + * @arg ADC_AnalogWatchdog_Channel_5: ADC Channel5 selected + * @arg ADC_AnalogWatchdog_Channel_6: ADC Channel6 selected + * @arg ADC_AnalogWatchdog_Channel_7: ADC Channel7 selected + * @arg ADC_AnalogWatchdog_Channel_8: ADC Channel8 selected + * @arg ADC_AnalogWatchdog_Channel_9: ADC Channel9 selected + * @arg ADC_AnalogWatchdog_Channel_10: ADC Channel10 selected, not available for STM32F031 devices + * @arg ADC_AnalogWatchdog_Channel_11: ADC Channel11 selected, not available for STM32F031 devices + * @arg ADC_AnalogWatchdog_Channel_12: ADC Channel12 selected, not available for STM32F031 devices + * @arg ADC_AnalogWatchdog_Channel_13: ADC Channel13 selected, not available for STM32F031 devices + * @arg ADC_AnalogWatchdog_Channel_14: ADC Channel14 selected, not available for STM32F031 devices + * @arg ADC_AnalogWatchdog_Channel_15: ADC Channel15 selected, not available for STM32F031 devices + * @arg ADC_AnalogWatchdog_Channel_16: ADC Channel16 selected + * @arg ADC_AnalogWatchdog_Channel_17: ADC Channel17 selected + * @arg ADC_AnalogWatchdog_Channel_18: ADC Channel18 selected, not available for STM32F030 devices + * @note The channel selected on the AWDCH must be also set into the CHSELR + * register + * @retval None + */ +void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef* ADCx, uint32_t ADC_AnalogWatchdog_Channel) +{ + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_PERIPH(ADCx)); + assert_param(IS_ADC_ANALOG_WATCHDOG_CHANNEL(ADC_AnalogWatchdog_Channel)); + + /* Get the old register value */ + tmpreg = ADCx->CFGR1; + + /* Clear the Analog watchdog channel select bits */ + tmpreg &= ~ADC_CFGR1_AWDCH; + + /* Set the Analog watchdog channel */ + tmpreg |= ADC_AnalogWatchdog_Channel; + + /* Store the new register value */ + ADCx->CFGR1 = tmpreg; +} + +/** + * @brief Enables or disables the ADC Analog Watchdog Single Channel. + * @param ADCx: where x can be 1 to select the ADC1 peripheral. + * @param NewState: new state of the ADCx ADC Analog Watchdog Single Channel. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void ADC_AnalogWatchdogSingleChannelCmd(ADC_TypeDef* ADCx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_ADC_ALL_PERIPH(ADCx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the ADC Analog Watchdog Single Channel */ + ADCx->CFGR1 |= ADC_CFGR1_AWDSGL; + } + else + { + /* Disable the ADC Analog Watchdog Single Channel */ + ADCx->CFGR1 &= (uint32_t)~ADC_CFGR1_AWDSGL; + } +} + +/** + * @} + */ + +/** @defgroup ADC_Group4 Temperature Sensor, Vrefint and Vbat management functions + * @brief Temperature Sensor, Vrefint and Vbat management functions + * +@verbatim + =============================================================================== + ##### Temperature Sensor, Vrefint and Vbat management function ##### + =============================================================================== + [..] This section provides a function allowing to enable/disable the internal + connections between the ADC and the Temperature Sensor, the Vrefint and + Vbat source. + + [..] A typical configuration to get the Temperature sensor, Vrefint and Vbat channels + voltages is done following these steps : + (#) Enable the internal connection of Temperature sensor, Vrefint or Vbat sources + with the ADC channels using ADC_TempSensorCmd(), ADC_VrefintCmd() or ADC_VbatCmd() + functions. + (#) select the ADC_Channel_16(Temperature sensor), ADC_Channel_17(Vrefint) + or ADC_Channel_18(Voltage battery) using ADC_ChannelConfig() function + (#) Get the voltage values, using ADC_GetConversionValue() function + +@endverbatim + * @{ + */ + +/** + * @brief Enables or disables the temperature sensor channel. + * @param NewState: new state of the temperature sensor input channel. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void ADC_TempSensorCmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the temperature sensor channel*/ + ADC->CCR |= (uint32_t)ADC_CCR_TSEN; + } + else + { + /* Disable the temperature sensor channel*/ + ADC->CCR &= (uint32_t)(~ADC_CCR_TSEN); + } +} + +/** + * @brief Enables or disables the Vrefint channel. + * @param NewState: new state of the Vref input channel. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void ADC_VrefintCmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the Vrefint channel*/ + ADC->CCR |= (uint32_t)ADC_CCR_VREFEN; + } + else + { + /* Disable the Vrefint channel*/ + ADC->CCR &= (uint32_t)(~ADC_CCR_VREFEN); + } +} + +/** + * @brief Enables or disables the Vbat channel. + * @note This feature is not applicable for STM32F030 devices. + * @param NewState: new state of the Vbat input channel. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void ADC_VbatCmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the Vbat channel*/ + ADC->CCR |= (uint32_t)ADC_CCR_VBATEN; + } + else + { + /* Disable the Vbat channel*/ + ADC->CCR &= (uint32_t)(~ADC_CCR_VBATEN); + } +} + +/** + * @} + */ + +/** @defgroup ADC_Group5 Channels Configuration functions + * @brief Channels Configuration functions + * +@verbatim + =============================================================================== + ##### Channels Configuration functions ##### + =============================================================================== + [..] This section provides functions allowing to manage the ADC channels, + it is composed of 3 sub sections : + (#) Configuration and management functions for ADC channels: This subsection + provides functions allowing to configure the ADC channels : + (++) Select the ADC channels + (++) Activate ADC Calibration + (++) Activate the Overrun Mode. + (++) Activate the Discontinuous Mode + (++) Activate the Continuous Mode. + (++) Configure the sampling time for each channel + (++) Select the conversion Trigger and Edge for ADC channels + (++) Select the scan direction. + -@@- Please Note that the following features for ADC channels are configurated + using the ADC_Init() function : + (+@@) Activate the Continuous Mode (can be also activated by ADC_OverrunModeCmd(). + (+@@) Select the conversion Trigger and Edge for ADC channels + (+@@) Select the scan direction. + (#) Control the ADC peripheral : This subsection permits to command the ADC: + (++) Stop or discard an on-going conversion (ADSTP command) + (++) Start the ADC conversion . + (#) Get the conversion data: This subsection provides an important function in + the ADC peripheral since it returns the converted data of the current + ADC channel. When the Conversion value is read, the EOC Flag is + automatically cleared. + +@endverbatim + * @{ + */ + +/** + * @brief Configures for the selected ADC and its sampling time. + * @param ADCx: where x can be 1 to select the ADC peripheral. + * @param ADC_Channel: the ADC channel to configure. + * This parameter can be any combination of the following values: + * @arg ADC_Channel_0: ADC Channel0 selected + * @arg ADC_Channel_1: ADC Channel1 selected + * @arg ADC_Channel_2: ADC Channel2 selected + * @arg ADC_Channel_3: ADC Channel3 selected + * @arg ADC_Channel_4: ADC Channel4 selected + * @arg ADC_Channel_5: ADC Channel5 selected + * @arg ADC_Channel_6: ADC Channel6 selected + * @arg ADC_Channel_7: ADC Channel7 selected + * @arg ADC_Channel_8: ADC Channel8 selected + * @arg ADC_Channel_9: ADC Channel9 selected + * @arg ADC_Channel_10: ADC Channel10 selected, not available for STM32F031 devices + * @arg ADC_Channel_11: ADC Channel11 selected, not available for STM32F031 devices + * @arg ADC_Channel_12: ADC Channel12 selected, not available for STM32F031 devices + * @arg ADC_Channel_13: ADC Channel13 selected, not available for STM32F031 devices + * @arg ADC_Channel_14: ADC Channel14 selected, not available for STM32F031 devices + * @arg ADC_Channel_15: ADC Channel15 selected, not available for STM32F031 devices + * @arg ADC_Channel_16: ADC Channel16 selected + * @arg ADC_Channel_17: ADC Channel17 selected + * @arg ADC_Channel_18: ADC Channel18 selected, not available for STM32F030 devices + * @param ADC_SampleTime: The sample time value to be set for the selected channel. + * This parameter can be one of the following values: + * @arg ADC_SampleTime_1_5Cycles: Sample time equal to 1.5 cycles + * @arg ADC_SampleTime_7_5Cycles: Sample time equal to 7.5 cycles + * @arg ADC_SampleTime_13_5Cycles: Sample time equal to 13.5 cycles + * @arg ADC_SampleTime_28_5Cycles: Sample time equal to 28.5 cycles + * @arg ADC_SampleTime_41_5Cycles: Sample time equal to 41.5 cycles + * @arg ADC_SampleTime_55_5Cycles: Sample time equal to 55.5 cycles + * @arg ADC_SampleTime_71_5Cycles: Sample time equal to 71.5 cycles + * @arg ADC_SampleTime_239_5Cycles: Sample time equal to 239.5 cycles + * @retval None + */ +void ADC_ChannelConfig(ADC_TypeDef* ADCx, uint32_t ADC_Channel, uint32_t ADC_SampleTime) +{ + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_PERIPH(ADCx)); + assert_param(IS_ADC_CHANNEL(ADC_Channel)); + assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime)); + + /* Configure the ADC Channel */ + ADCx->CHSELR |= (uint32_t)ADC_Channel; + + /* Clear the Sampling time Selection bits */ + tmpreg &= ~ADC_SMPR1_SMPR; + + /* Set the ADC Sampling Time register */ + tmpreg |= (uint32_t)ADC_SampleTime; + + /* Configure the ADC Sample time register */ + ADCx->SMPR = tmpreg ; +} + +/** + * @brief Enable the Continuous mode for the selected ADCx channels. + * @param ADCx: where x can be 1 to select the ADC1 peripheral. + * @param NewState: new state of the Continuous mode. + * This parameter can be: ENABLE or DISABLE. + * @note It is not possible to have both discontinuous mode and continuous mode + * enabled. In this case (If DISCEN and CONT are Set), the ADC behaves + * as if continuous mode was disabled + * @retval None + */ +void ADC_ContinuousModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_ADC_ALL_PERIPH(ADCx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the Continuous mode*/ + ADCx->CFGR1 |= (uint32_t)ADC_CFGR1_CONT; + } + else + { + /* Disable the Continuous mode */ + ADCx->CFGR1 &= (uint32_t)(~ADC_CFGR1_CONT); + } +} + +/** + * @brief Enable the discontinuous mode for the selected ADC channels. + * @param ADCx: where x can be 1 to select the ADC1 peripheral. + * @param NewState: new state of the discontinuous mode. + * This parameter can be: ENABLE or DISABLE. + * @note It is not possible to have both discontinuous mode and continuous mode + * enabled. In this case (If DISCEN and CONT are Set), the ADC behaves + * as if continuous mode was disabled + * @retval None + */ +void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_ADC_ALL_PERIPH(ADCx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the Discontinuous mode */ + ADCx->CFGR1 |= (uint32_t)ADC_CFGR1_DISCEN; + } + else + { + /* Disable the Discontinuous mode */ + ADCx->CFGR1 &= (uint32_t)(~ADC_CFGR1_DISCEN); + } +} + +/** + * @brief Enable the Overrun mode for the selected ADC channels. + * @param ADCx: where x can be 1 to select the ADC1 peripheral. + * @param NewState: new state of the Overrun mode. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void ADC_OverrunModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_ADC_ALL_PERIPH(ADCx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the Overrun mode */ + ADCx->CFGR1 |= (uint32_t)ADC_CFGR1_OVRMOD; + } + else + { + /* Disable the Overrun mode */ + ADCx->CFGR1 &= (uint32_t)(~ADC_CFGR1_OVRMOD); + } +} + +/** + * @brief Active the Calibration operation for the selected ADC. + * @note The Calibration can be initiated only when ADC is still in the + * reset configuration (ADEN must be equal to 0). + * @param ADCx: where x can be 1 to select the ADC1 peripheral. + * @retval ADC Calibration factor + */ +uint32_t ADC_GetCalibrationFactor(ADC_TypeDef* ADCx) +{ + uint32_t tmpreg = 0, calibrationcounter = 0, calibrationstatus = 0; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_PERIPH(ADCx)); + + /* Set the ADC calibartion */ + ADCx->CR |= (uint32_t)ADC_CR_ADCAL; + + /* Wait until no ADC calibration is completed */ + do + { + calibrationstatus = ADCx->CR & ADC_CR_ADCAL; + calibrationcounter++; + } while((calibrationcounter != CALIBRATION_TIMEOUT) && (calibrationstatus != 0x00)); + + if((uint32_t)(ADCx->CR & ADC_CR_ADCAL) == RESET) + { + /*Get the calibration factor from the ADC data register */ + tmpreg = ADCx->DR; + } + else + { + /* Error factor */ + tmpreg = 0x00000000; + } + return tmpreg; +} + +/** + * @brief Stop the on going conversions for the selected ADC. + * @note When ADSTP is set, any on going conversion is aborted, and the ADC + * data register is not updated with current conversion. + * @param ADCx: where x can be 1 to select the ADC1 peripheral. + * @retval None + */ +void ADC_StopOfConversion(ADC_TypeDef* ADCx) +{ + /* Check the parameters */ + assert_param(IS_ADC_ALL_PERIPH(ADCx)); + + ADCx->CR |= (uint32_t)ADC_CR_ADSTP; +} + +/** + * @brief Start Conversion for the selected ADC channels. + * @note In continuous mode, ADSTART is not cleared by hardware with the + * assertion of EOSEQ because the sequence is automatic relaunched + * @param ADCx: where x can be 1 to select the ADC1 peripheral. + * @retval None + */ +void ADC_StartOfConversion(ADC_TypeDef* ADCx) +{ + /* Check the parameters */ + assert_param(IS_ADC_ALL_PERIPH(ADCx)); + + ADCx->CR |= (uint32_t)ADC_CR_ADSTART; +} + +/** + * @brief Returns the last ADCx conversion result data for ADC channel. + * @param ADCx: where x can be 1 to select the ADC1 peripheral. + * @retval The Data conversion value. + */ +uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx) +{ + /* Check the parameters */ + assert_param(IS_ADC_ALL_PERIPH(ADCx)); + + /* Return the selected ADC conversion value */ + return (uint16_t) ADCx->DR; +} + +/** + * @} + */ + +/** @defgroup ADC_Group6 DMA Configuration functions + * @brief Regular Channels DMA Configuration functions + * +@verbatim + =============================================================================== + ##### DMA Configuration functions ##### + =============================================================================== + [..] This section provides functions allowing to configure the DMA for ADC hannels. + Since converted channel values are stored into a unique data register, + it is useful to use DMA for conversion of more than one channel. This + avoids the loss of the data already stored in the ADC Data register. + When the DMA mode is enabled (using the ADC_DMACmd() function), after each + conversion of a channel, a DMA request is generated. + + [..] Depending on the "DMA disable selection" configuration (using the + ADC_DMARequestModeConfig() function), at the end of the last DMA + transfer, two possibilities are allowed: + (+) No new DMA request is issued to the DMA controller (One Shot Mode) + (+) Requests can continue to be generated (Circular Mode). + +@endverbatim + * @{ + */ + +/** + * @brief Enables or disables the specified ADC DMA request. + * @param ADCx: where x can be 1 to select the ADC1 peripheral. + * @param NewState: new state of the selected ADC DMA transfer. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_ADC_ALL_PERIPH(ADCx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the selected ADC DMA request */ + ADCx->CFGR1 |= (uint32_t)ADC_CFGR1_DMAEN; + } + else + { + /* Disable the selected ADC DMA request */ + ADCx->CFGR1 &= (uint32_t)(~ADC_CFGR1_DMAEN); + } +} + +/** + * @brief Enables or disables the ADC DMA request after last transfer (Single-ADC mode) + * @param ADCx: where x can be 1 to select the ADC1 peripheral. + * @param ADC_DMARequestMode: the ADC channel to configure. + * This parameter can be one of the following values: + * @arg ADC_DMAMode_OneShot: DMA One Shot Mode + * @arg ADC_DMAMode_Circular: DMA Circular Mode + * @retval None + */ +void ADC_DMARequestModeConfig(ADC_TypeDef* ADCx, uint32_t ADC_DMARequestMode) +{ + /* Check the parameters */ + assert_param(IS_ADC_ALL_PERIPH(ADCx)); + + ADCx->CFGR1 &= (uint32_t)~ADC_CFGR1_DMACFG; + ADCx->CFGR1 |= (uint32_t)ADC_DMARequestMode; +} + +/** + * @} + */ + +/** @defgroup ADC_Group7 Interrupts and flags management functions + * @brief Interrupts and flags management functions. + * +@verbatim + =============================================================================== + ##### Interrupts and flags management functions ##### + =============================================================================== + [..] This section provides functions allowing to configure the ADC Interrupts + and get the status and clear flags and Interrupts pending bits. + + [..] The ADC provide 6 Interrupts sources and 11 Flags which can be divided into + 3 groups: + + *** Flags for ADC status *** + ====================================================== + [..] + (+)Flags : + (##) ADC_FLAG_ADRDY : This flag is set after the ADC has been enabled (bit ADEN=1) + and when the ADC reaches a state where it is ready to accept conversion requests + (##) ADC_FLAG_ADEN : This flag is set by software to enable the ADC. + The ADC will be effectively ready to operate once the ADRDY flag has been set. + (##) ADC_FLAG_ADDIS : This flag is cleared once the ADC is effectively + disabled. + (##) ADC_FLAG_ADSTART : This flag is cleared after the execution of + ADC_StopOfConversion() function, at the same time as the ADSTP bit is + cleared by hardware + (##) ADC_FLAG_ADSTP : This flag is cleared by hardware when the conversion + is effectively discarded and the ADC is ready to accept a new start conversion + (##) ADC_FLAG_ADCAL : This flag is set once the calibration is complete. + + (+)Interrupts + (##) ADC_IT_ADRDY : specifies the interrupt source for ADC ready event. + + *** Flags and Interrupts for ADC channel conversion *** + ===================================================== + [..] + (+)Flags : + (##) ADC_FLAG_EOC : This flag is set by hardware at the end of each conversion + of a channel when a new data result is available in the data register + (##) ADC_FLAG_EOSEQ : This bit is set by hardware at the end of the conversion + of a sequence of channels selected by ADC_ChannelConfig() function. + (##) ADC_FLAG_EOSMP : This bit is set by hardware at the end of the sampling phase. + (##) ADC_FLAG_OVR : This flag is set by hardware when an overrun occurs, + meaning that a new conversion has complete while the EOC flag was already set. + + (+)Interrupts : + (##) ADC_IT_EOC : specifies the interrupt source for end of conversion event. + (##) ADC_IT_EOSEQ : specifies the interrupt source for end of sequence event. + (##) ADC_IT_EOSMP : specifies the interrupt source for end of sampling event. + (##) ADC_IT_OVR : specifies the interrupt source for Overrun detection + event. + + *** Flags and Interrupts for the Analog Watchdog *** + ================================================ + [..] + (+)Flags : + (##) ADC_FLAG_AWD: This flag is set by hardware when the converted + voltage crosses the values programmed thrsholds + + (+)Interrupts : + (##) ADC_IT_AWD : specifies the interrupt source for Analog watchdog + event. + + [..] The user should identify which mode will be used in his application to + manage the ADC controller events: Polling mode or Interrupt mode. + + [..] In the Polling Mode it is advised to use the following functions: + (+) ADC_GetFlagStatus() : to check if flags events occur. + (+) ADC_ClearFlag() : to clear the flags events. + + [..] In the Interrupt Mode it is advised to use the following functions: + (+) ADC_ITConfig() : to enable or disable the interrupt source. + (+) ADC_GetITStatus() : to check if Interrupt occurs. + (+) ADC_ClearITPendingBit() : to clear the Interrupt pending Bit + (corresponding Flag). + +@endverbatim + * @{ + */ + +/** + * @brief Enables or disables the specified ADC interrupts. + * @param ADCx: where x can be 1 to select the ADC peripheral. + * @param ADC_IT: specifies the ADC interrupt sources to be enabled or disabled. + * This parameter can be one of the following values: + * @arg ADC_IT_ADRDY: ADC ready interrupt + * @arg ADC_IT_EOSMP: End of sampling interrupt + * @arg ADC_IT_EOC: End of conversion interrupt + * @arg ADC_IT_EOSEQ: End of sequence of conversion interrupt + * @arg ADC_IT_OVR: overrun interrupt + * @arg ADC_IT_AWD: Analog watchdog interrupt + * @param NewState: new state of the specified ADC interrupts. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void ADC_ITConfig(ADC_TypeDef* ADCx, uint32_t ADC_IT, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_ADC_ALL_PERIPH(ADCx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + assert_param(IS_ADC_CONFIG_IT(ADC_IT)); + + if (NewState != DISABLE) + { + /* Enable the selected ADC interrupts */ + ADCx->IER |= ADC_IT; + } + else + { + /* Disable the selected ADC interrupts */ + ADCx->IER &= (~(uint32_t)ADC_IT); + } +} + +/** + * @brief Checks whether the specified ADC flag is set or not. + * @param ADCx: where x can be 1 to select the ADC1 peripheral. + * @param ADC_FLAG: specifies the flag to check. + * This parameter can be one of the following values: + * @arg ADC_FLAG_AWD: Analog watchdog flag + * @arg ADC_FLAG_OVR: Overrun flag + * @arg ADC_FLAG_EOSEQ: End of Sequence flag + * @arg ADC_FLAG_EOC: End of conversion flag + * @arg ADC_FLAG_EOSMP: End of sampling flag + * @arg ADC_FLAG_ADRDY: ADC Ready flag + * @arg ADC_FLAG_ADEN: ADC enable flag + * @arg ADC_FLAG_ADDIS: ADC disable flag + * @arg ADC_FLAG_ADSTART: ADC start flag + * @arg ADC_FLAG_ADSTP: ADC stop flag + * @arg ADC_FLAG_ADCAL: ADC Calibration flag + * @retval The new state of ADC_FLAG (SET or RESET). + */ +FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint32_t ADC_FLAG) +{ + FlagStatus bitstatus = RESET; + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_PERIPH(ADCx)); + assert_param(IS_ADC_GET_FLAG(ADC_FLAG)); + + if((uint32_t)(ADC_FLAG & 0x01000000)) + { + tmpreg = ADCx->CR & 0xFEFFFFFF; + } + else + { + tmpreg = ADCx->ISR; + } + + /* Check the status of the specified ADC flag */ + if ((tmpreg & ADC_FLAG) != (uint32_t)RESET) + { + /* ADC_FLAG is set */ + bitstatus = SET; + } + else + { + /* ADC_FLAG is reset */ + bitstatus = RESET; + } + /* Return the ADC_FLAG status */ + return bitstatus; +} + +/** + * @brief Clears the ADCx's pending flags. + * @param ADCx: where x can be 1 to select the ADC1 peripheral. + * @param ADC_FLAG: specifies the flag to clear. + * This parameter can be any combination of the following values: + * @arg ADC_FLAG_AWD: Analog watchdog flag + * @arg ADC_FLAG_EOC: End of conversion flag + * @arg ADC_FLAG_ADRDY: ADC Ready flag + * @arg ADC_FLAG_EOSMP: End of sampling flag + * @arg ADC_FLAG_EOSEQ: End of Sequence flag + * @arg ADC_FLAG_OVR: Overrun flag + * @retval None + */ +void ADC_ClearFlag(ADC_TypeDef* ADCx, uint32_t ADC_FLAG) +{ + /* Check the parameters */ + assert_param(IS_ADC_ALL_PERIPH(ADCx)); + assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG)); + + /* Clear the selected ADC flags */ + ADCx->ISR = (uint32_t)ADC_FLAG; +} + +/** + * @brief Checks whether the specified ADC interrupt has occurred or not. + * @param ADCx: where x can be 1 to select the ADC1 peripheral + * @param ADC_IT: specifies the ADC interrupt source to check. + * This parameter can be one of the following values: + * @arg ADC_IT_ADRDY: ADC ready interrupt + * @arg ADC_IT_EOSMP: End of sampling interrupt + * @arg ADC_IT_EOC: End of conversion interrupt + * @arg ADC_IT_EOSEQ: End of sequence of conversion interrupt + * @arg ADC_IT_OVR: overrun interrupt + * @arg ADC_IT_AWD: Analog watchdog interrupt + * @retval The new state of ADC_IT (SET or RESET). + */ +ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint32_t ADC_IT) +{ + ITStatus bitstatus = RESET; + uint32_t enablestatus = 0; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_PERIPH(ADCx)); + assert_param(IS_ADC_GET_IT(ADC_IT)); + + /* Get the ADC_IT enable bit status */ + enablestatus = (uint32_t)(ADCx->IER & ADC_IT); + + /* Check the status of the specified ADC interrupt */ + if (((uint32_t)(ADCx->ISR & ADC_IT) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET)) + { + /* ADC_IT is set */ + bitstatus = SET; + } + else + { + /* ADC_IT is reset */ + bitstatus = RESET; + } + /* Return the ADC_IT status */ + return bitstatus; +} + +/** + * @brief Clears the ADCx's interrupt pending bits. + * @param ADCx: where x can be 1 to select the ADC1 peripheral. + * @param ADC_IT: specifies the ADC interrupt pending bit to clear. + * This parameter can be one of the following values: + * @arg ADC_IT_ADRDY: ADC ready interrupt + * @arg ADC_IT_EOSMP: End of sampling interrupt + * @arg ADC_IT_EOC: End of conversion interrupt + * @arg ADC_IT_EOSEQ: End of sequence of conversion interrupt + * @arg ADC_IT_OVR: overrun interrupt + * @arg ADC_IT_AWD: Analog watchdog interrupt + * @retval None + */ +void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint32_t ADC_IT) +{ + /* Check the parameters */ + assert_param(IS_ADC_ALL_PERIPH(ADCx)); + assert_param(IS_ADC_CLEAR_IT(ADC_IT)); + + /* Clear the selected ADC interrupt pending bits */ + ADCx->ISR = (uint32_t)ADC_IT; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/src/stm32f0-stdperiph/stm32f0xx_can.c b/system/src/stm32f0-stdperiph/stm32f0xx_can.c new file mode 100644 index 0000000..e401e74 --- /dev/null +++ b/system/src/stm32f0-stdperiph/stm32f0xx_can.c @@ -0,0 +1,1631 @@ +/** + ****************************************************************************** + * @file stm32f0xx_can.c + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file provides firmware functions to manage the following + * functionalities of the Controller area network (CAN) peripheral and + * applicable only for STM32F072 devices : + * + Initialization and Configuration + * + CAN Frames Transmission + * + CAN Frames Reception + * + Operation modes switch + * + Error management + * + Interrupts and flags + * + @verbatim + + =============================================================================== + ##### How to use this driver ##### + =============================================================================== + [..] + (#) Enable the CAN controller interface clock using + RCC_APB1PeriphClockCmd(RCC_APB1Periph_CAN, ENABLE); + (#) CAN pins configuration: + (++) Enable the clock for the CAN GPIOs using the following function: + RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOx, ENABLE); + (++) Connect the involved CAN pins to AF0 using the following function + GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_CANx); + (++) Configure these CAN pins in alternate function mode by calling + the function GPIO_Init(); + (#) Initialise and configure the CAN using CAN_Init() and + CAN_FilterInit() functions. + (#) Transmit the desired CAN frame using CAN_Transmit() function. + (#) Check the transmission of a CAN frame using CAN_TransmitStatus() function. + (#) Cancel the transmission of a CAN frame using CAN_CancelTransmit() function. + (#) Receive a CAN frame using CAN_Recieve() function. + (#) Release the receive FIFOs using CAN_FIFORelease() function. + (#) Return the number of pending received frames using CAN_MessagePending() function. + (#) To control CAN events you can use one of the following two methods: + (++) Check on CAN flags using the CAN_GetFlagStatus() function. + (++) Use CAN interrupts through the function CAN_ITConfig() at initialization + phase and CAN_GetITStatus() function into interrupt routines to check + if the event has occurred or not. + After checking on a flag you should clear it using CAN_ClearFlag() + function. And after checking on an interrupt event you should clear it + using CAN_ClearITPendingBit() function. + + @endverbatim + * + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx_can.h" +#include "stm32f0xx_rcc.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @defgroup CAN + * @brief CAN driver modules + * @{ + */ +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ + +/* CAN Master Control Register bits */ +#define MCR_DBF ((uint32_t)0x00010000) /* software master reset */ + +/* CAN Mailbox Transmit Request */ +#define TMIDxR_TXRQ ((uint32_t)0x00000001) /* Transmit mailbox request */ + +/* CAN Filter Master Register bits */ +#define FMR_FINIT ((uint32_t)0x00000001) /* Filter init mode */ + +/* Time out for INAK bit */ +#define INAK_TIMEOUT ((uint32_t)0x00FFFFFF) +/* Time out for SLAK bit */ +#define SLAK_TIMEOUT ((uint32_t)0x00FFFFFF) + +/* Flags in TSR register */ +#define CAN_FLAGS_TSR ((uint32_t)0x08000000) +/* Flags in RF1R register */ +#define CAN_FLAGS_RF1R ((uint32_t)0x04000000) +/* Flags in RF0R register */ +#define CAN_FLAGS_RF0R ((uint32_t)0x02000000) +/* Flags in MSR register */ +#define CAN_FLAGS_MSR ((uint32_t)0x01000000) +/* Flags in ESR register */ +#define CAN_FLAGS_ESR ((uint32_t)0x00F00000) + +/* Mailboxes definition */ +#define CAN_TXMAILBOX_0 ((uint8_t)0x00) +#define CAN_TXMAILBOX_1 ((uint8_t)0x01) +#define CAN_TXMAILBOX_2 ((uint8_t)0x02) + +#define CAN_MODE_MASK ((uint32_t) 0x00000003) + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ +static ITStatus CheckITStatus(uint32_t CAN_Reg, uint32_t It_Bit); + +/** @defgroup CAN_Private_Functions + * @{ + */ + +/** @defgroup CAN_Group1 Initialization and Configuration functions + * @brief Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### Initialization and Configuration functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Initialize the CAN peripherals : Prescaler, operating mode, the maximum + number of time quanta to perform resynchronization, the number of time + quanta in Bit Segment 1 and 2 and many other modes. + (+) Configure the CAN reception filter. + (+) Select the start bank filter for slave CAN. + (+) Enable or disable the Debug Freeze mode for CAN. + (+) Enable or disable the CAN Time Trigger Operation communication mode. + +@endverbatim + * @{ + */ + +/** + * @brief Deinitializes the CAN peripheral registers to their default reset values. + * @param CANx: where x can be 1 to select the CAN peripheral. + * @retval None. + */ +void CAN_DeInit(CAN_TypeDef* CANx) +{ + /* Check the parameters */ + assert_param(IS_CAN_ALL_PERIPH(CANx)); + + /* Enable CAN reset state */ + RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN, ENABLE); + /* Release CAN from reset state */ + RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN, DISABLE); +} + +/** + * @brief Initializes the CAN peripheral according to the specified + * parameters in the CAN_InitStruct. + * @param CANx: where x can be 1 to select the CAN peripheral. + * @param CAN_InitStruct: pointer to a CAN_InitTypeDef structure that contains + * the configuration information for the CAN peripheral. + * @retval Constant indicates initialization succeed which will be + * CAN_InitStatus_Failed or CAN_InitStatus_Success. + */ +uint8_t CAN_Init(CAN_TypeDef* CANx, CAN_InitTypeDef* CAN_InitStruct) +{ + uint8_t InitStatus = CAN_InitStatus_Failed; + uint32_t wait_ack = 0x00000000; + + /* Check the parameters */ + assert_param(IS_CAN_ALL_PERIPH(CANx)); + assert_param(IS_FUNCTIONAL_STATE(CAN_InitStruct->CAN_TTCM)); + assert_param(IS_FUNCTIONAL_STATE(CAN_InitStruct->CAN_ABOM)); + assert_param(IS_FUNCTIONAL_STATE(CAN_InitStruct->CAN_AWUM)); + assert_param(IS_FUNCTIONAL_STATE(CAN_InitStruct->CAN_NART)); + assert_param(IS_FUNCTIONAL_STATE(CAN_InitStruct->CAN_RFLM)); + assert_param(IS_FUNCTIONAL_STATE(CAN_InitStruct->CAN_TXFP)); + assert_param(IS_CAN_MODE(CAN_InitStruct->CAN_Mode)); + assert_param(IS_CAN_SJW(CAN_InitStruct->CAN_SJW)); + assert_param(IS_CAN_BS1(CAN_InitStruct->CAN_BS1)); + assert_param(IS_CAN_BS2(CAN_InitStruct->CAN_BS2)); + assert_param(IS_CAN_PRESCALER(CAN_InitStruct->CAN_Prescaler)); + + /* Exit from sleep mode */ + CANx->MCR &= (~(uint32_t)CAN_MCR_SLEEP); + + /* Request initialisation */ + CANx->MCR |= CAN_MCR_INRQ ; + + /* Wait the acknowledge */ + while (((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT)) + { + wait_ack++; + } + + /* Check acknowledge */ + if ((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK) + { + InitStatus = CAN_InitStatus_Failed; + } + else + { + /* Set the time triggered communication mode */ + if (CAN_InitStruct->CAN_TTCM == ENABLE) + { + CANx->MCR |= CAN_MCR_TTCM; + } + else + { + CANx->MCR &= ~(uint32_t)CAN_MCR_TTCM; + } + + /* Set the automatic bus-off management */ + if (CAN_InitStruct->CAN_ABOM == ENABLE) + { + CANx->MCR |= CAN_MCR_ABOM; + } + else + { + CANx->MCR &= ~(uint32_t)CAN_MCR_ABOM; + } + + /* Set the automatic wake-up mode */ + if (CAN_InitStruct->CAN_AWUM == ENABLE) + { + CANx->MCR |= CAN_MCR_AWUM; + } + else + { + CANx->MCR &= ~(uint32_t)CAN_MCR_AWUM; + } + + /* Set the no automatic retransmission */ + if (CAN_InitStruct->CAN_NART == ENABLE) + { + CANx->MCR |= CAN_MCR_NART; + } + else + { + CANx->MCR &= ~(uint32_t)CAN_MCR_NART; + } + + /* Set the receive FIFO locked mode */ + if (CAN_InitStruct->CAN_RFLM == ENABLE) + { + CANx->MCR |= CAN_MCR_RFLM; + } + else + { + CANx->MCR &= ~(uint32_t)CAN_MCR_RFLM; + } + + /* Set the transmit FIFO priority */ + if (CAN_InitStruct->CAN_TXFP == ENABLE) + { + CANx->MCR |= CAN_MCR_TXFP; + } + else + { + CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP; + } + + /* Set the bit timing register */ + CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \ + ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \ + ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \ + ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \ + ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1); + + /* Request leave initialisation */ + CANx->MCR &= ~(uint32_t)CAN_MCR_INRQ; + + /* Wait the acknowledge */ + wait_ack = 0; + + while (((CANx->MSR & CAN_MSR_INAK) == (uint16_t)CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT)) + { + wait_ack++; + } + + /* ...and check acknowledged */ + if ((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK) + { + InitStatus = CAN_InitStatus_Failed; + } + else + { + InitStatus = CAN_InitStatus_Success ; + } + } + + /* At this step, return the status of initialization */ + return InitStatus; +} + +/** + * @brief Configures the CAN reception filter according to the specified + * parameters in the CAN_FilterInitStruct. + * @param CAN_FilterInitStruct: pointer to a CAN_FilterInitTypeDef structure that + * contains the configuration information. + * @retval None + */ +void CAN_FilterInit(CAN_FilterInitTypeDef* CAN_FilterInitStruct) +{ + uint32_t filter_number_bit_pos = 0; + /* Check the parameters */ + assert_param(IS_CAN_FILTER_NUMBER(CAN_FilterInitStruct->CAN_FilterNumber)); + assert_param(IS_CAN_FILTER_MODE(CAN_FilterInitStruct->CAN_FilterMode)); + assert_param(IS_CAN_FILTER_SCALE(CAN_FilterInitStruct->CAN_FilterScale)); + assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment)); + assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation)); + + filter_number_bit_pos = ((uint32_t)1) << CAN_FilterInitStruct->CAN_FilterNumber; + + /* Initialisation mode for the filter */ + CAN->FMR |= FMR_FINIT; + + /* Filter Deactivation */ + CAN->FA1R &= ~(uint32_t)filter_number_bit_pos; + + /* Filter Scale */ + if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit) + { + /* 16-bit scale for the filter */ + CAN->FS1R &= ~(uint32_t)filter_number_bit_pos; + + /* First 16-bit identifier and First 16-bit mask */ + /* Or First 16-bit identifier and Second 16-bit identifier */ + CAN->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = + ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) | + (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow); + + /* Second 16-bit identifier and Second 16-bit mask */ + /* Or Third 16-bit identifier and Fourth 16-bit identifier */ + CAN->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = + ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) | + (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh); + } + + if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit) + { + /* 32-bit scale for the filter */ + CAN->FS1R |= filter_number_bit_pos; + /* 32-bit identifier or First 32-bit identifier */ + CAN->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = + ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) | + (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow); + /* 32-bit mask or Second 32-bit identifier */ + CAN->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = + ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) | + (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow); + } + + /* Filter Mode */ + if (CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdMask) + { + /*Id/Mask mode for the filter*/ + CAN->FM1R &= ~(uint32_t)filter_number_bit_pos; + } + else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */ + { + /*Identifier list mode for the filter*/ + CAN->FM1R |= (uint32_t)filter_number_bit_pos; + } + + /* Filter FIFO assignment */ + if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO0) + { + /* FIFO 0 assignation for the filter */ + CAN->FFA1R &= ~(uint32_t)filter_number_bit_pos; + } + + if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO1) + { + /* FIFO 1 assignation for the filter */ + CAN->FFA1R |= (uint32_t)filter_number_bit_pos; + } + + /* Filter activation */ + if (CAN_FilterInitStruct->CAN_FilterActivation == ENABLE) + { + CAN->FA1R |= filter_number_bit_pos; + } + + /* Leave the initialisation mode for the filter */ + CAN->FMR &= ~FMR_FINIT; +} + +/** + * @brief Fills each CAN_InitStruct member with its default value. + * @param CAN_InitStruct: pointer to a CAN_InitTypeDef structure which ill be initialized. + * @retval None + */ +void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct) +{ + /* Reset CAN init structure parameters values */ + + /* Initialize the time triggered communication mode */ + CAN_InitStruct->CAN_TTCM = DISABLE; + + /* Initialize the automatic bus-off management */ + CAN_InitStruct->CAN_ABOM = DISABLE; + + /* Initialize the automatic wake-up mode */ + CAN_InitStruct->CAN_AWUM = DISABLE; + + /* Initialize the no automatic retransmission */ + CAN_InitStruct->CAN_NART = DISABLE; + + /* Initialize the receive FIFO locked mode */ + CAN_InitStruct->CAN_RFLM = DISABLE; + + /* Initialize the transmit FIFO priority */ + CAN_InitStruct->CAN_TXFP = DISABLE; + + /* Initialize the CAN_Mode member */ + CAN_InitStruct->CAN_Mode = CAN_Mode_Normal; + + /* Initialize the CAN_SJW member */ + CAN_InitStruct->CAN_SJW = CAN_SJW_1tq; + + /* Initialize the CAN_BS1 member */ + CAN_InitStruct->CAN_BS1 = CAN_BS1_4tq; + + /* Initialize the CAN_BS2 member */ + CAN_InitStruct->CAN_BS2 = CAN_BS2_3tq; + + /* Initialize the CAN_Prescaler member */ + CAN_InitStruct->CAN_Prescaler = 1; +} + +/** + * @brief Select the start bank filter for slave CAN. + * @param CAN_BankNumber: Select the start slave bank filter from 1..27. + * @retval None + */ +void CAN_SlaveStartBank(uint8_t CAN_BankNumber) +{ + /* Check the parameters */ + assert_param(IS_CAN_BANKNUMBER(CAN_BankNumber)); + + /* Enter Initialisation mode for the filter */ + CAN->FMR |= FMR_FINIT; + + /* Select the start slave bank */ + CAN->FMR &= (uint32_t)0xFFFFC0F1 ; + CAN->FMR |= (uint32_t)(CAN_BankNumber)<<8; + + /* Leave Initialisation mode for the filter */ + CAN->FMR &= ~FMR_FINIT; +} + +/** + * @brief Enables or disables the DBG Freeze for CAN. + * @param CANx: where x can be 1 or 2 to to select the CAN peripheral. + * @param NewState: new state of the CAN peripheral. + * This parameter can be: ENABLE (CAN reception/transmission is frozen + * during debug. Reception FIFOs can still be accessed/controlled normally) + * or DISABLE (CAN is working during debug). + * @retval None + */ +void CAN_DBGFreeze(CAN_TypeDef* CANx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_CAN_ALL_PERIPH(CANx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable Debug Freeze */ + CANx->MCR |= MCR_DBF; + } + else + { + /* Disable Debug Freeze */ + CANx->MCR &= ~MCR_DBF; + } +} + +/** + * @brief Enables or disables the CAN Time TriggerOperation communication mode. + * @note DLC must be programmed as 8 in order Time Stamp (2 bytes) to be + * sent over the CAN bus. + * @param CANx: where x can be 1 or 2 to to select the CAN peripheral. + * @param NewState: Mode new state. This parameter can be: ENABLE or DISABLE. + * When enabled, Time stamp (TIME[15:0]) value is sent in the last two + * data bytes of the 8-byte message: TIME[7:0] in data byte 6 and TIME[15:8] + * in data byte 7. + * @retval None + */ +void CAN_TTComModeCmd(CAN_TypeDef* CANx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_CAN_ALL_PERIPH(CANx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + if (NewState != DISABLE) + { + /* Enable the TTCM mode */ + CANx->MCR |= CAN_MCR_TTCM; + + /* Set TGT bits */ + CANx->sTxMailBox[0].TDTR |= ((uint32_t)CAN_TDT0R_TGT); + CANx->sTxMailBox[1].TDTR |= ((uint32_t)CAN_TDT1R_TGT); + CANx->sTxMailBox[2].TDTR |= ((uint32_t)CAN_TDT2R_TGT); + } + else + { + /* Disable the TTCM mode */ + CANx->MCR &= (uint32_t)(~(uint32_t)CAN_MCR_TTCM); + + /* Reset TGT bits */ + CANx->sTxMailBox[0].TDTR &= ((uint32_t)~CAN_TDT0R_TGT); + CANx->sTxMailBox[1].TDTR &= ((uint32_t)~CAN_TDT1R_TGT); + CANx->sTxMailBox[2].TDTR &= ((uint32_t)~CAN_TDT2R_TGT); + } +} +/** + * @} + */ + + +/** @defgroup CAN_Group2 CAN Frames Transmission functions + * @brief CAN Frames Transmission functions + * +@verbatim + =============================================================================== + ##### CAN Frames Transmission functions ##### + =============================================================================== + [..] This section provides functions allowing to + (+) Initiate and transmit a CAN frame message (if there is an empty mailbox). + (+) Check the transmission status of a CAN Frame. + (+) Cancel a transmit request. + +@endverbatim + * @{ + */ + +/** + * @brief Initiates and transmits a CAN frame message. + * @param CANx: where x can be 1 or 2 to to select the CAN peripheral. + * @param TxMessage: pointer to a structure which contains CAN Id, CAN DLC and CAN data. + * @retval The number of the mailbox that is used for transmission or + * CAN_TxStatus_NoMailBox if there is no empty mailbox. + */ +uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage) +{ + uint8_t transmit_mailbox = 0; + /* Check the parameters */ + assert_param(IS_CAN_ALL_PERIPH(CANx)); + assert_param(IS_CAN_IDTYPE(TxMessage->IDE)); + assert_param(IS_CAN_RTR(TxMessage->RTR)); + assert_param(IS_CAN_DLC(TxMessage->DLC)); + + /* Select one empty transmit mailbox */ + if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0) + { + transmit_mailbox = 0; + } + else if ((CANx->TSR&CAN_TSR_TME1) == CAN_TSR_TME1) + { + transmit_mailbox = 1; + } + else if ((CANx->TSR&CAN_TSR_TME2) == CAN_TSR_TME2) + { + transmit_mailbox = 2; + } + else + { + transmit_mailbox = CAN_TxStatus_NoMailBox; + } + + if (transmit_mailbox != CAN_TxStatus_NoMailBox) + { + /* Set up the Id */ + CANx->sTxMailBox[transmit_mailbox].TIR &= TMIDxR_TXRQ; + if (TxMessage->IDE == CAN_Id_Standard) + { + assert_param(IS_CAN_STDID(TxMessage->StdId)); + CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | \ + TxMessage->RTR); + } + else + { + assert_param(IS_CAN_EXTID(TxMessage->ExtId)); + CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \ + TxMessage->IDE | \ + TxMessage->RTR); + } + + /* Set up the DLC */ + TxMessage->DLC &= (uint8_t)0x0000000F; + CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0; + CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC; + + /* Set up the data field */ + CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | + ((uint32_t)TxMessage->Data[2] << 16) | + ((uint32_t)TxMessage->Data[1] << 8) | + ((uint32_t)TxMessage->Data[0])); + CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | + ((uint32_t)TxMessage->Data[6] << 16) | + ((uint32_t)TxMessage->Data[5] << 8) | + ((uint32_t)TxMessage->Data[4])); + /* Request transmission */ + CANx->sTxMailBox[transmit_mailbox].TIR |= TMIDxR_TXRQ; + } + return transmit_mailbox; +} + +/** + * @brief Checks the transmission status of a CAN Frame. + * @param CANx: where x can be 1 to select the CAN peripheral. + * @param TransmitMailbox: the number of the mailbox that is used for transmission. + * @retval CAN_TxStatus_Ok if the CAN driver transmits the message, + * CAN_TxStatus_Failed in an other case. + */ +uint8_t CAN_TransmitStatus(CAN_TypeDef* CANx, uint8_t TransmitMailbox) +{ + uint32_t state = 0; + + /* Check the parameters */ + assert_param(IS_CAN_ALL_PERIPH(CANx)); + assert_param(IS_CAN_TRANSMITMAILBOX(TransmitMailbox)); + + switch (TransmitMailbox) + { + case (CAN_TXMAILBOX_0): + state = CANx->TSR & (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0); + break; + case (CAN_TXMAILBOX_1): + state = CANx->TSR & (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1); + break; + case (CAN_TXMAILBOX_2): + state = CANx->TSR & (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2); + break; + default: + state = CAN_TxStatus_Failed; + break; + } + switch (state) + { + /* transmit pending */ + case (0x0): state = CAN_TxStatus_Pending; + break; + /* transmit failed */ + case (CAN_TSR_RQCP0 | CAN_TSR_TME0): state = CAN_TxStatus_Failed; + break; + case (CAN_TSR_RQCP1 | CAN_TSR_TME1): state = CAN_TxStatus_Failed; + break; + case (CAN_TSR_RQCP2 | CAN_TSR_TME2): state = CAN_TxStatus_Failed; + break; + /* transmit succeeded */ + case (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0):state = CAN_TxStatus_Ok; + break; + case (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1):state = CAN_TxStatus_Ok; + break; + case (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2):state = CAN_TxStatus_Ok; + break; + default: state = CAN_TxStatus_Failed; + break; + } + return (uint8_t) state; +} + +/** + * @brief Cancels a transmit request. + * @param CANx: where x can be 1 to select the CAN peripheral. + * @param Mailbox: Mailbox number. + * @retval None + */ +void CAN_CancelTransmit(CAN_TypeDef* CANx, uint8_t Mailbox) +{ + /* Check the parameters */ + assert_param(IS_CAN_ALL_PERIPH(CANx)); + assert_param(IS_CAN_TRANSMITMAILBOX(Mailbox)); + /* abort transmission */ + switch (Mailbox) + { + case (CAN_TXMAILBOX_0): CANx->TSR |= CAN_TSR_ABRQ0; + break; + case (CAN_TXMAILBOX_1): CANx->TSR |= CAN_TSR_ABRQ1; + break; + case (CAN_TXMAILBOX_2): CANx->TSR |= CAN_TSR_ABRQ2; + break; + default: + break; + } +} +/** + * @} + */ + + +/** @defgroup CAN_Group3 CAN Frames Reception functions + * @brief CAN Frames Reception functions + * +@verbatim + =============================================================================== + ##### CAN Frames Reception functions ##### + =============================================================================== + [..] This section provides functions allowing to + (+) Receive a correct CAN frame. + (+) Release a specified receive FIFO (2 FIFOs are available). + (+) Return the number of the pending received CAN frames. + +@endverbatim + * @{ + */ + +/** + * @brief Receives a correct CAN frame. + * @param CANx: where x can be 1 to select the CAN peripheral. + * @param FIFONumber: Receive FIFO number, CAN_FIFO0 or CAN_FIFO1. + * @param RxMessage: pointer to a structure receive frame which contains CAN Id, + * CAN DLC, CAN data and FMI number. + * @retval None + */ +void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage) +{ + /* Check the parameters */ + assert_param(IS_CAN_ALL_PERIPH(CANx)); + assert_param(IS_CAN_FIFO(FIFONumber)); + /* Get the Id */ + RxMessage->IDE = (uint8_t)0x04 & CANx->sFIFOMailBox[FIFONumber].RIR; + if (RxMessage->IDE == CAN_Id_Standard) + { + RxMessage->StdId = (uint32_t)0x000007FF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 21); + } + else + { + RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3); + } + + RxMessage->RTR = (uint8_t)0x02 & CANx->sFIFOMailBox[FIFONumber].RIR; + /* Get the DLC */ + RxMessage->DLC = (uint8_t)0x0F & CANx->sFIFOMailBox[FIFONumber].RDTR; + /* Get the FMI */ + RxMessage->FMI = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDTR >> 8); + /* Get the data field */ + RxMessage->Data[0] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDLR; + RxMessage->Data[1] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 8); + RxMessage->Data[2] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 16); + RxMessage->Data[3] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 24); + RxMessage->Data[4] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDHR; + RxMessage->Data[5] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 8); + RxMessage->Data[6] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 16); + RxMessage->Data[7] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 24); + /* Release the FIFO */ + /* Release FIFO0 */ + if (FIFONumber == CAN_FIFO0) + { + CANx->RF0R |= CAN_RF0R_RFOM0; + } + /* Release FIFO1 */ + else /* FIFONumber == CAN_FIFO1 */ + { + CANx->RF1R |= CAN_RF1R_RFOM1; + } +} + +/** + * @brief Releases the specified receive FIFO. + * @param CANx: where x can be 1 to select the CAN peripheral. + * @param FIFONumber: FIFO to release, CAN_FIFO0 or CAN_FIFO1. + * @retval None + */ +void CAN_FIFORelease(CAN_TypeDef* CANx, uint8_t FIFONumber) +{ + /* Check the parameters */ + assert_param(IS_CAN_ALL_PERIPH(CANx)); + assert_param(IS_CAN_FIFO(FIFONumber)); + /* Release FIFO0 */ + if (FIFONumber == CAN_FIFO0) + { + CANx->RF0R |= CAN_RF0R_RFOM0; + } + /* Release FIFO1 */ + else /* FIFONumber == CAN_FIFO1 */ + { + CANx->RF1R |= CAN_RF1R_RFOM1; + } +} + +/** + * @brief Returns the number of pending received messages. + * @param CANx: where x can be 1 to select the CAN peripheral. + * @param FIFONumber: Receive FIFO number, CAN_FIFO0 or CAN_FIFO1. + * @retval NbMessage : which is the number of pending message. + */ +uint8_t CAN_MessagePending(CAN_TypeDef* CANx, uint8_t FIFONumber) +{ + uint8_t message_pending=0; + /* Check the parameters */ + assert_param(IS_CAN_ALL_PERIPH(CANx)); + assert_param(IS_CAN_FIFO(FIFONumber)); + if (FIFONumber == CAN_FIFO0) + { + message_pending = (uint8_t)(CANx->RF0R&(uint32_t)0x03); + } + else if (FIFONumber == CAN_FIFO1) + { + message_pending = (uint8_t)(CANx->RF1R&(uint32_t)0x03); + } + else + { + message_pending = 0; + } + return message_pending; +} +/** + * @} + */ + + +/** @defgroup CAN_Group4 CAN Operation modes functions + * @brief CAN Operation modes functions + * +@verbatim + =============================================================================== + ##### CAN Operation modes functions ##### + =============================================================================== + [..] This section provides functions allowing to select the CAN Operation modes: + (+) sleep mode. + (+) normal mode. + (+) initialization mode. + +@endverbatim + * @{ + */ + + +/** + * @brief Selects the CAN Operation mode. + * @param CAN_OperatingMode: CAN Operating Mode. + * This parameter can be one of @ref CAN_OperatingMode_TypeDef enumeration. + * @retval status of the requested mode which can be: + * - CAN_ModeStatus_Failed: CAN failed entering the specific mode + * - CAN_ModeStatus_Success: CAN Succeed entering the specific mode + */ +uint8_t CAN_OperatingModeRequest(CAN_TypeDef* CANx, uint8_t CAN_OperatingMode) +{ + uint8_t status = CAN_ModeStatus_Failed; + + /* Timeout for INAK or also for SLAK bits*/ + uint32_t timeout = INAK_TIMEOUT; + + /* Check the parameters */ + assert_param(IS_CAN_ALL_PERIPH(CANx)); + assert_param(IS_CAN_OPERATING_MODE(CAN_OperatingMode)); + + if (CAN_OperatingMode == CAN_OperatingMode_Initialization) + { + /* Request initialisation */ + CANx->MCR = (uint32_t)((CANx->MCR & (uint32_t)(~(uint32_t)CAN_MCR_SLEEP)) | CAN_MCR_INRQ); + + /* Wait the acknowledge */ + while (((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_INAK) && (timeout != 0)) + { + timeout--; + } + if ((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_INAK) + { + status = CAN_ModeStatus_Failed; + } + else + { + status = CAN_ModeStatus_Success; + } + } + else if (CAN_OperatingMode == CAN_OperatingMode_Normal) + { + /* Request leave initialisation and sleep mode and enter Normal mode */ + CANx->MCR &= (uint32_t)(~(CAN_MCR_SLEEP|CAN_MCR_INRQ)); + + /* Wait the acknowledge */ + while (((CANx->MSR & CAN_MODE_MASK) != 0) && (timeout!=0)) + { + timeout--; + } + if ((CANx->MSR & CAN_MODE_MASK) != 0) + { + status = CAN_ModeStatus_Failed; + } + else + { + status = CAN_ModeStatus_Success; + } + } + else if (CAN_OperatingMode == CAN_OperatingMode_Sleep) + { + /* Request Sleep mode */ + CANx->MCR = (uint32_t)((CANx->MCR & (uint32_t)(~(uint32_t)CAN_MCR_INRQ)) | CAN_MCR_SLEEP); + + /* Wait the acknowledge */ + while (((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_SLAK) && (timeout!=0)) + { + timeout--; + } + if ((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_SLAK) + { + status = CAN_ModeStatus_Failed; + } + else + { + status = CAN_ModeStatus_Success; + } + } + else + { + status = CAN_ModeStatus_Failed; + } + + return (uint8_t) status; +} + +/** + * @brief Enters the Sleep (low power) mode. + * @param CANx: where x can be 1 to select the CAN peripheral. + * @retval CAN_Sleep_Ok if sleep entered, CAN_Sleep_Failed otherwise. + */ +uint8_t CAN_Sleep(CAN_TypeDef* CANx) +{ + uint8_t sleepstatus = CAN_Sleep_Failed; + + /* Check the parameters */ + assert_param(IS_CAN_ALL_PERIPH(CANx)); + + /* Request Sleep mode */ + CANx->MCR = (((CANx->MCR) & (uint32_t)(~(uint32_t)CAN_MCR_INRQ)) | CAN_MCR_SLEEP); + + /* Sleep mode status */ + if ((CANx->MSR & (CAN_MSR_SLAK|CAN_MSR_INAK)) == CAN_MSR_SLAK) + { + /* Sleep mode not entered */ + sleepstatus = CAN_Sleep_Ok; + } + /* return sleep mode status */ + return (uint8_t)sleepstatus; +} + +/** + * @brief Wakes up the CAN peripheral from sleep mode . + * @param CANx: where x can be 1 to select the CAN peripheral. + * @retval CAN_WakeUp_Ok if sleep mode left, CAN_WakeUp_Failed otherwise. + */ +uint8_t CAN_WakeUp(CAN_TypeDef* CANx) +{ + uint32_t wait_slak = SLAK_TIMEOUT; + uint8_t wakeupstatus = CAN_WakeUp_Failed; + + /* Check the parameters */ + assert_param(IS_CAN_ALL_PERIPH(CANx)); + + /* Wake up request */ + CANx->MCR &= ~(uint32_t)CAN_MCR_SLEEP; + + /* Sleep mode status */ + while(((CANx->MSR & CAN_MSR_SLAK) == CAN_MSR_SLAK)&&(wait_slak!=0x00)) + { + wait_slak--; + } + if((CANx->MSR & CAN_MSR_SLAK) != CAN_MSR_SLAK) + { + /* wake up done : Sleep mode exited */ + wakeupstatus = CAN_WakeUp_Ok; + } + /* return wakeup status */ + return (uint8_t)wakeupstatus; +} +/** + * @} + */ + + +/** @defgroup CAN_Group5 CAN Bus Error management functions + * @brief CAN Bus Error management functions + * +@verbatim + =============================================================================== + ##### CAN Bus Error management functions ##### + =============================================================================== + [..] This section provides functions allowing to + (+) Return the CANx's last error code (LEC). + (+) Return the CANx Receive Error Counter (REC). + (+) Return the LSB of the 9-bit CANx Transmit Error Counter(TEC). + [..] + (@) If TEC is greater than 255, The CAN is in bus-off state. + (@) If REC or TEC are greater than 96, an Error warning flag occurs. + (@) If REC or TEC are greater than 127, an Error Passive Flag occurs. + +@endverbatim + * @{ + */ + +/** + * @brief Returns the CANx's last error code (LEC). + * @param CANx: where x can be 1 to select the CAN peripheral. + * @retval Error code: + * - CAN_ERRORCODE_NoErr: No Error + * - CAN_ERRORCODE_StuffErr: Stuff Error + * - CAN_ERRORCODE_FormErr: Form Error + * - CAN_ERRORCODE_ACKErr : Acknowledgment Error + * - CAN_ERRORCODE_BitRecessiveErr: Bit Recessive Error + * - CAN_ERRORCODE_BitDominantErr: Bit Dominant Error + * - CAN_ERRORCODE_CRCErr: CRC Error + * - CAN_ERRORCODE_SoftwareSetErr: Software Set Error + */ +uint8_t CAN_GetLastErrorCode(CAN_TypeDef* CANx) +{ + uint8_t errorcode=0; + + /* Check the parameters */ + assert_param(IS_CAN_ALL_PERIPH(CANx)); + + /* Get the error code*/ + errorcode = (((uint8_t)CANx->ESR) & (uint8_t)CAN_ESR_LEC); + + /* Return the error code*/ + return errorcode; +} + +/** + * @brief Returns the CANx Receive Error Counter (REC). + * @note In case of an error during reception, this counter is incremented + * by 1 or by 8 depending on the error condition as defined by the CAN + * standard. After every successful reception, the counter is + * decremented by 1 or reset to 120 if its value was higher than 128. + * When the counter value exceeds 127, the CAN controller enters the + * error passive state. + * @param CANx: where x can be 1 or 2 to to select the CAN peripheral. + * @retval CAN Receive Error Counter. + */ +uint8_t CAN_GetReceiveErrorCounter(CAN_TypeDef* CANx) +{ + uint8_t counter=0; + + /* Check the parameters */ + assert_param(IS_CAN_ALL_PERIPH(CANx)); + + /* Get the Receive Error Counter*/ + counter = (uint8_t)((CANx->ESR & CAN_ESR_REC)>> 24); + + /* Return the Receive Error Counter*/ + return counter; +} + + +/** + * @brief Returns the LSB of the 9-bit CANx Transmit Error Counter(TEC). + * @param CANx: where x can be 1 or 2 to to select the CAN peripheral. + * @retval LSB of the 9-bit CAN Transmit Error Counter. + */ +uint8_t CAN_GetLSBTransmitErrorCounter(CAN_TypeDef* CANx) +{ + uint8_t counter=0; + + /* Check the parameters */ + assert_param(IS_CAN_ALL_PERIPH(CANx)); + + /* Get the LSB of the 9-bit CANx Transmit Error Counter(TEC) */ + counter = (uint8_t)((CANx->ESR & CAN_ESR_TEC)>> 16); + + /* Return the LSB of the 9-bit CANx Transmit Error Counter(TEC) */ + return counter; +} +/** + * @} + */ + +/** @defgroup CAN_Group6 Interrupts and flags management functions + * @brief Interrupts and flags management functions + * +@verbatim + =============================================================================== + ##### Interrupts and flags management functions ##### + =============================================================================== + [..] This section provides functions allowing to configure the CAN Interrupts + and to get the status and clear flags and Interrupts pending bits. + [..] The CAN provides 14 Interrupts sources and 15 Flags: + + *** Flags *** + ============= + [..] The 15 flags can be divided on 4 groups: + (+) Transmit Flags: + (++) CAN_FLAG_RQCP0. + (++) CAN_FLAG_RQCP1. + (++) CAN_FLAG_RQCP2: Request completed MailBoxes 0, 1 and 2 Flags + Set when when the last request (transmit or abort) has + been performed. + (+) Receive Flags: + (++) CAN_FLAG_FMP0. + (++) CAN_FLAG_FMP1: FIFO 0 and 1 Message Pending Flags; + Set to signal that messages are pending in the receive FIFO. + These Flags are cleared only by hardware. + (++) CAN_FLAG_FF0. + (++) CAN_FLAG_FF1: FIFO 0 and 1 Full Flags; + Set when three messages are stored in the selected FIFO. + (++) CAN_FLAG_FOV0. + (++) CAN_FLAG_FOV1: FIFO 0 and 1 Overrun Flags; + Set when a new message has been received and passed the filter + while the FIFO was full. + (+) Operating Mode Flags: + (++) CAN_FLAG_WKU: Wake up Flag; + Set to signal that a SOF bit has been detected while the CAN + hardware was in Sleep mode. + (++) CAN_FLAG_SLAK: Sleep acknowledge Flag; + Set to signal that the CAN has entered Sleep Mode. + (+) Error Flags: + (++) CAN_FLAG_EWG: Error Warning Flag; + Set when the warning limit has been reached (Receive Error Counter + or Transmit Error Counter greater than 96). + This Flag is cleared only by hardware. + (++) CAN_FLAG_EPV: Error Passive Flag; + Set when the Error Passive limit has been reached (Receive Error + Counter or Transmit Error Counter greater than 127). + This Flag is cleared only by hardware. + (++) CAN_FLAG_BOF: Bus-Off Flag; + Set when CAN enters the bus-off state. The bus-off state is + entered on TEC overflow, greater than 255. + This Flag is cleared only by hardware. + (++) CAN_FLAG_LEC: Last error code Flag; + Set If a message has been transferred (reception or transmission) + with error, and the error code is hold. + + *** Interrupts *** + ================== + [..] The 14 interrupts can be divided on 4 groups: + (+) Transmit interrupt: + (++) CAN_IT_TME: Transmit mailbox empty Interrupt; + If enabled, this interrupt source is pending when no transmit + request are pending for Tx mailboxes. + (+) Receive Interrupts: + (++) CAN_IT_FMP0. + (++) CAN_IT_FMP1: FIFO 0 and FIFO1 message pending Interrupts; + If enabled, these interrupt sources are pending when messages + are pending in the receive FIFO. + The corresponding interrupt pending bits are cleared only by hardware. + (++) CAN_IT_FF0. + (++) CAN_IT_FF1: FIFO 0 and FIFO1 full Interrupts; + If enabled, these interrupt sources are pending when three messages + are stored in the selected FIFO. + (++) CAN_IT_FOV0. + (++) CAN_IT_FOV1: FIFO 0 and FIFO1 overrun Interrupts; + If enabled, these interrupt sources are pending when a new message + has been received and passed the filter while the FIFO was full. + (+) Operating Mode Interrupts: + (++) CAN_IT_WKU: Wake-up Interrupt; + If enabled, this interrupt source is pending when a SOF bit has + been detected while the CAN hardware was in Sleep mode. + (++) CAN_IT_SLK: Sleep acknowledge Interrupt: + If enabled, this interrupt source is pending when the CAN has + entered Sleep Mode. + (+) Error Interrupts: + (++) CAN_IT_EWG: Error warning Interrupt; + If enabled, this interrupt source is pending when the warning limit + has been reached (Receive Error Counter or Transmit Error Counter=96). + (++) CAN_IT_EPV: Error passive Interrupt; + If enabled, this interrupt source is pending when the Error Passive + limit has been reached (Receive Error Counter or Transmit Error Counter>127). + (++) CAN_IT_BOF: Bus-off Interrupt; + If enabled, this interrupt source is pending when CAN enters + the bus-off state. The bus-off state is entered on TEC overflow, + greater than 255. + This Flag is cleared only by hardware. + (++) CAN_IT_LEC: Last error code Interrupt; + If enabled, this interrupt source is pending when a message has + been transferred (reception or transmission) with error and the + error code is hold. + (++) CAN_IT_ERR: Error Interrupt; + If enabled, this interrupt source is pending when an error condition + is pending. + [..] Managing the CAN controller events: + The user should identify which mode will be used in his application to manage + the CAN controller events: Polling mode or Interrupt mode. + (+) In the Polling Mode it is advised to use the following functions: + (++) CAN_GetFlagStatus() : to check if flags events occur. + (++) CAN_ClearFlag() : to clear the flags events. + (+) In the Interrupt Mode it is advised to use the following functions: + (++) CAN_ITConfig() : to enable or disable the interrupt source. + (++) CAN_GetITStatus() : to check if Interrupt occurs. + (++) CAN_ClearITPendingBit() : to clear the Interrupt pending Bit + (corresponding Flag). + This function has no impact on CAN_IT_FMP0 and CAN_IT_FMP1 Interrupts + pending bits since there are cleared only by hardware. + +@endverbatim + * @{ + */ +/** + * @brief Enables or disables the specified CANx interrupts. + * @param CANx: where x can be 1 or 2 to to select the CAN peripheral. + * @param CAN_IT: specifies the CAN interrupt sources to be enabled or disabled. + * This parameter can be: + * @arg CAN_IT_TME: Transmit mailbox empty Interrupt + * @arg CAN_IT_FMP0: FIFO 0 message pending Interrupt + * @arg CAN_IT_FF0: FIFO 0 full Interrupt + * @arg CAN_IT_FOV0: FIFO 0 overrun Interrupt + * @arg CAN_IT_FMP1: FIFO 1 message pending Interrupt + * @arg CAN_IT_FF1: FIFO 1 full Interrupt + * @arg CAN_IT_FOV1: FIFO 1 overrun Interrupt + * @arg CAN_IT_WKU: Wake-up Interrupt + * @arg CAN_IT_SLK: Sleep acknowledge Interrupt + * @arg CAN_IT_EWG: Error warning Interrupt + * @arg CAN_IT_EPV: Error passive Interrupt + * @arg CAN_IT_BOF: Bus-off Interrupt + * @arg CAN_IT_LEC: Last error code Interrupt + * @arg CAN_IT_ERR: Error Interrupt + * @param NewState: new state of the CAN interrupts. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void CAN_ITConfig(CAN_TypeDef* CANx, uint32_t CAN_IT, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_CAN_ALL_PERIPH(CANx)); + assert_param(IS_CAN_IT(CAN_IT)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the selected CANx interrupt */ + CANx->IER |= CAN_IT; + } + else + { + /* Disable the selected CANx interrupt */ + CANx->IER &= ~CAN_IT; + } +} +/** + * @brief Checks whether the specified CAN flag is set or not. + * @param CANx: where x can be 1 or 2 to to select the CAN peripheral. + * @param CAN_FLAG: specifies the flag to check. + * This parameter can be one of the following values: + * @arg CAN_FLAG_RQCP0: Request MailBox0 Flag + * @arg CAN_FLAG_RQCP1: Request MailBox1 Flag + * @arg CAN_FLAG_RQCP2: Request MailBox2 Flag + * @arg CAN_FLAG_FMP0: FIFO 0 Message Pending Flag + * @arg CAN_FLAG_FF0: FIFO 0 Full Flag + * @arg CAN_FLAG_FOV0: FIFO 0 Overrun Flag + * @arg CAN_FLAG_FMP1: FIFO 1 Message Pending Flag + * @arg CAN_FLAG_FF1: FIFO 1 Full Flag + * @arg CAN_FLAG_FOV1: FIFO 1 Overrun Flag + * @arg CAN_FLAG_WKU: Wake up Flag + * @arg CAN_FLAG_SLAK: Sleep acknowledge Flag + * @arg CAN_FLAG_EWG: Error Warning Flag + * @arg CAN_FLAG_EPV: Error Passive Flag + * @arg CAN_FLAG_BOF: Bus-Off Flag + * @arg CAN_FLAG_LEC: Last error code Flag + * @retval The new state of CAN_FLAG (SET or RESET). + */ +FlagStatus CAN_GetFlagStatus(CAN_TypeDef* CANx, uint32_t CAN_FLAG) +{ + FlagStatus bitstatus = RESET; + + /* Check the parameters */ + assert_param(IS_CAN_ALL_PERIPH(CANx)); + assert_param(IS_CAN_GET_FLAG(CAN_FLAG)); + + + if((CAN_FLAG & CAN_FLAGS_ESR) != (uint32_t)RESET) + { + /* Check the status of the specified CAN flag */ + if ((CANx->ESR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET) + { + /* CAN_FLAG is set */ + bitstatus = SET; + } + else + { + /* CAN_FLAG is reset */ + bitstatus = RESET; + } + } + else if((CAN_FLAG & CAN_FLAGS_MSR) != (uint32_t)RESET) + { + /* Check the status of the specified CAN flag */ + if ((CANx->MSR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET) + { + /* CAN_FLAG is set */ + bitstatus = SET; + } + else + { + /* CAN_FLAG is reset */ + bitstatus = RESET; + } + } + else if((CAN_FLAG & CAN_FLAGS_TSR) != (uint32_t)RESET) + { + /* Check the status of the specified CAN flag */ + if ((CANx->TSR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET) + { + /* CAN_FLAG is set */ + bitstatus = SET; + } + else + { + /* CAN_FLAG is reset */ + bitstatus = RESET; + } + } + else if((CAN_FLAG & CAN_FLAGS_RF0R) != (uint32_t)RESET) + { + /* Check the status of the specified CAN flag */ + if ((CANx->RF0R & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET) + { + /* CAN_FLAG is set */ + bitstatus = SET; + } + else + { + /* CAN_FLAG is reset */ + bitstatus = RESET; + } + } + else /* If(CAN_FLAG & CAN_FLAGS_RF1R != (uint32_t)RESET) */ + { + /* Check the status of the specified CAN flag */ + if ((uint32_t)(CANx->RF1R & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET) + { + /* CAN_FLAG is set */ + bitstatus = SET; + } + else + { + /* CAN_FLAG is reset */ + bitstatus = RESET; + } + } + /* Return the CAN_FLAG status */ + return bitstatus; +} + +/** + * @brief Clears the CAN's pending flags. + * @param CANx: where x can be 1 or 2 to to select the CAN peripheral. + * @param CAN_FLAG: specifies the flag to clear. + * This parameter can be one of the following values: + * @arg CAN_FLAG_RQCP0: Request MailBox0 Flag + * @arg CAN_FLAG_RQCP1: Request MailBox1 Flag + * @arg CAN_FLAG_RQCP2: Request MailBox2 Flag + * @arg CAN_FLAG_FF0: FIFO 0 Full Flag + * @arg CAN_FLAG_FOV0: FIFO 0 Overrun Flag + * @arg CAN_FLAG_FF1: FIFO 1 Full Flag + * @arg CAN_FLAG_FOV1: FIFO 1 Overrun Flag + * @arg CAN_FLAG_WKU: Wake up Flag + * @arg CAN_FLAG_SLAK: Sleep acknowledge Flag + * @arg CAN_FLAG_LEC: Last error code Flag + * @retval None + */ +void CAN_ClearFlag(CAN_TypeDef* CANx, uint32_t CAN_FLAG) +{ + uint32_t flagtmp=0; + /* Check the parameters */ + assert_param(IS_CAN_ALL_PERIPH(CANx)); + assert_param(IS_CAN_CLEAR_FLAG(CAN_FLAG)); + + if (CAN_FLAG == CAN_FLAG_LEC) /* ESR register */ + { + /* Clear the selected CAN flags */ + CANx->ESR = (uint32_t)RESET; + } + else /* MSR or TSR or RF0R or RF1R */ + { + flagtmp = CAN_FLAG & 0x000FFFFF; + + if ((CAN_FLAG & CAN_FLAGS_RF0R)!=(uint32_t)RESET) + { + /* Receive Flags */ + CANx->RF0R = (uint32_t)(flagtmp); + } + else if ((CAN_FLAG & CAN_FLAGS_RF1R)!=(uint32_t)RESET) + { + /* Receive Flags */ + CANx->RF1R = (uint32_t)(flagtmp); + } + else if ((CAN_FLAG & CAN_FLAGS_TSR)!=(uint32_t)RESET) + { + /* Transmit Flags */ + CANx->TSR = (uint32_t)(flagtmp); + } + else /* If((CAN_FLAG & CAN_FLAGS_MSR)!=(uint32_t)RESET) */ + { + /* Operating mode Flags */ + CANx->MSR = (uint32_t)(flagtmp); + } + } +} + +/** + * @brief Checks whether the specified CANx interrupt has occurred or not. + * @param CANx: where x can be 1 or 2 to to select the CAN peripheral. + * @param CAN_IT: specifies the CAN interrupt source to check. + * This parameter can be one of the following values: + * @arg CAN_IT_TME: Transmit mailbox empty Interrupt + * @arg CAN_IT_FMP0: FIFO 0 message pending Interrupt + * @arg CAN_IT_FF0: FIFO 0 full Interrupt + * @arg CAN_IT_FOV0: FIFO 0 overrun Interrupt + * @arg CAN_IT_FMP1: FIFO 1 message pending Interrupt + * @arg CAN_IT_FF1: FIFO 1 full Interrupt + * @arg CAN_IT_FOV1: FIFO 1 overrun Interrupt + * @arg CAN_IT_WKU: Wake-up Interrupt + * @arg CAN_IT_SLK: Sleep acknowledge Interrupt + * @arg CAN_IT_EWG: Error warning Interrupt + * @arg CAN_IT_EPV: Error passive Interrupt + * @arg CAN_IT_BOF: Bus-off Interrupt + * @arg CAN_IT_LEC: Last error code Interrupt + * @arg CAN_IT_ERR: Error Interrupt + * @retval The current state of CAN_IT (SET or RESET). + */ +ITStatus CAN_GetITStatus(CAN_TypeDef* CANx, uint32_t CAN_IT) +{ + ITStatus itstatus = RESET; + /* Check the parameters */ + assert_param(IS_CAN_ALL_PERIPH(CANx)); + assert_param(IS_CAN_IT(CAN_IT)); + + /* check the interrupt enable bit */ + if((CANx->IER & CAN_IT) != RESET) + { + /* in case the Interrupt is enabled, .... */ + switch (CAN_IT) + { + case CAN_IT_TME: + /* Check CAN_TSR_RQCPx bits */ + itstatus = CheckITStatus(CANx->TSR, CAN_TSR_RQCP0|CAN_TSR_RQCP1|CAN_TSR_RQCP2); + break; + case CAN_IT_FMP0: + /* Check CAN_RF0R_FMP0 bit */ + itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FMP0); + break; + case CAN_IT_FF0: + /* Check CAN_RF0R_FULL0 bit */ + itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FULL0); + break; + case CAN_IT_FOV0: + /* Check CAN_RF0R_FOVR0 bit */ + itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FOVR0); + break; + case CAN_IT_FMP1: + /* Check CAN_RF1R_FMP1 bit */ + itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FMP1); + break; + case CAN_IT_FF1: + /* Check CAN_RF1R_FULL1 bit */ + itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FULL1); + break; + case CAN_IT_FOV1: + /* Check CAN_RF1R_FOVR1 bit */ + itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FOVR1); + break; + case CAN_IT_WKU: + /* Check CAN_MSR_WKUI bit */ + itstatus = CheckITStatus(CANx->MSR, CAN_MSR_WKUI); + break; + case CAN_IT_SLK: + /* Check CAN_MSR_SLAKI bit */ + itstatus = CheckITStatus(CANx->MSR, CAN_MSR_SLAKI); + break; + case CAN_IT_EWG: + /* Check CAN_ESR_EWGF bit */ + itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EWGF); + break; + case CAN_IT_EPV: + /* Check CAN_ESR_EPVF bit */ + itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EPVF); + break; + case CAN_IT_BOF: + /* Check CAN_ESR_BOFF bit */ + itstatus = CheckITStatus(CANx->ESR, CAN_ESR_BOFF); + break; + case CAN_IT_LEC: + /* Check CAN_ESR_LEC bit */ + itstatus = CheckITStatus(CANx->ESR, CAN_ESR_LEC); + break; + case CAN_IT_ERR: + /* Check CAN_MSR_ERRI bit */ + itstatus = CheckITStatus(CANx->MSR, CAN_MSR_ERRI); + break; + default: + /* in case of error, return RESET */ + itstatus = RESET; + break; + } + } + else + { + /* in case the Interrupt is not enabled, return RESET */ + itstatus = RESET; + } + + /* Return the CAN_IT status */ + return itstatus; +} + +/** + * @brief Clears the CANx's interrupt pending bits. + * @param CANx: where x can be 1 or 2 to to select the CAN peripheral. + * @param CAN_IT: specifies the interrupt pending bit to clear. + * This parameter can be one of the following values: + * @arg CAN_IT_TME: Transmit mailbox empty Interrupt + * @arg CAN_IT_FF0: FIFO 0 full Interrupt + * @arg CAN_IT_FOV0: FIFO 0 overrun Interrupt + * @arg CAN_IT_FF1: FIFO 1 full Interrupt + * @arg CAN_IT_FOV1: FIFO 1 overrun Interrupt + * @arg CAN_IT_WKU: Wake-up Interrupt + * @arg CAN_IT_SLK: Sleep acknowledge Interrupt + * @arg CAN_IT_EWG: Error warning Interrupt + * @arg CAN_IT_EPV: Error passive Interrupt + * @arg CAN_IT_BOF: Bus-off Interrupt + * @arg CAN_IT_LEC: Last error code Interrupt + * @arg CAN_IT_ERR: Error Interrupt + * @retval None + */ +void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT) +{ + /* Check the parameters */ + assert_param(IS_CAN_ALL_PERIPH(CANx)); + assert_param(IS_CAN_CLEAR_IT(CAN_IT)); + + switch (CAN_IT) + { + case CAN_IT_TME: + /* Clear CAN_TSR_RQCPx (rc_w1)*/ + CANx->TSR = CAN_TSR_RQCP0|CAN_TSR_RQCP1|CAN_TSR_RQCP2; + break; + case CAN_IT_FF0: + /* Clear CAN_RF0R_FULL0 (rc_w1)*/ + CANx->RF0R = CAN_RF0R_FULL0; + break; + case CAN_IT_FOV0: + /* Clear CAN_RF0R_FOVR0 (rc_w1)*/ + CANx->RF0R = CAN_RF0R_FOVR0; + break; + case CAN_IT_FF1: + /* Clear CAN_RF1R_FULL1 (rc_w1)*/ + CANx->RF1R = CAN_RF1R_FULL1; + break; + case CAN_IT_FOV1: + /* Clear CAN_RF1R_FOVR1 (rc_w1)*/ + CANx->RF1R = CAN_RF1R_FOVR1; + break; + case CAN_IT_WKU: + /* Clear CAN_MSR_WKUI (rc_w1)*/ + CANx->MSR = CAN_MSR_WKUI; + break; + case CAN_IT_SLK: + /* Clear CAN_MSR_SLAKI (rc_w1)*/ + CANx->MSR = CAN_MSR_SLAKI; + break; + case CAN_IT_EWG: + /* Clear CAN_MSR_ERRI (rc_w1) */ + CANx->MSR = CAN_MSR_ERRI; + /* @note the corresponding Flag is cleared by hardware depending on the CAN Bus status*/ + break; + case CAN_IT_EPV: + /* Clear CAN_MSR_ERRI (rc_w1) */ + CANx->MSR = CAN_MSR_ERRI; + /* @note the corresponding Flag is cleared by hardware depending on the CAN Bus status*/ + break; + case CAN_IT_BOF: + /* Clear CAN_MSR_ERRI (rc_w1) */ + CANx->MSR = CAN_MSR_ERRI; + /* @note the corresponding Flag is cleared by hardware depending on the CAN Bus status*/ + break; + case CAN_IT_LEC: + /* Clear LEC bits */ + CANx->ESR = RESET; + /* Clear CAN_MSR_ERRI (rc_w1) */ + CANx->MSR = CAN_MSR_ERRI; + break; + case CAN_IT_ERR: + /*Clear LEC bits */ + CANx->ESR = RESET; + /* Clear CAN_MSR_ERRI (rc_w1) */ + CANx->MSR = CAN_MSR_ERRI; + /* @note BOFF, EPVF and EWGF Flags are cleared by hardware depending on the CAN Bus status*/ + break; + default: + break; + } +} + /** + * @} + */ + +/** + * @brief Checks whether the CAN interrupt has occurred or not. + * @param CAN_Reg: specifies the CAN interrupt register to check. + * @param It_Bit: specifies the interrupt source bit to check. + * @retval The new state of the CAN Interrupt (SET or RESET). + */ +static ITStatus CheckITStatus(uint32_t CAN_Reg, uint32_t It_Bit) +{ + ITStatus pendingbitstatus = RESET; + + if ((CAN_Reg & It_Bit) != (uint32_t)RESET) + { + /* CAN_IT is set */ + pendingbitstatus = SET; + } + else + { + /* CAN_IT is reset */ + pendingbitstatus = RESET; + } + return pendingbitstatus; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/src/stm32f0-stdperiph/stm32f0xx_cec.c b/system/src/stm32f0-stdperiph/stm32f0xx_cec.c new file mode 100644 index 0000000..fc2b33f --- /dev/null +++ b/system/src/stm32f0-stdperiph/stm32f0xx_cec.c @@ -0,0 +1,607 @@ +/** + ****************************************************************************** + * @file stm32f0xx_cec.c + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file provides firmware functions to manage the following + * functionalities of the Consumer Electronics Control (CEC) peripheral + * applicable only on STM32F051, STM32F042 and STM32F072 devices: + * + Initialization and Configuration + * + Data transfers functions + * + Interrupts and flags management + * + * @verbatim + ============================================================================== + ##### CEC features ##### + ============================================================================== + [..] This device provides some features: + (#) Supports HDMI-CEC specification 1.4. + (#) Supports two source clocks(HSI/244 or LSE). + (#) Works in stop mode(without APB clock, but with CEC clock 32KHz). + It can genarate an interrupt in the CEC clock domain that the CPU + wakes up from the low power mode. + (#) Configurable Signal Free Time before of transmission start. The + number of nominal data bit periods waited before transmission can be + ruled by Hardware or Software. + (#) Configurable Peripheral Address (multi-addressing configuration). + (#) Supports listen mode.The CEC Messages addressed to different destination + can be received without interfering with CEC bus when Listen mode option is enabled. + (#) Configurable Rx-Tolerance(Standard and Extended tolerance margin). + (#) Error detection with configurable error bit generation. + (#) Arbitration lost error in the case of two CEC devices starting at the same time. + + ##### How to use this driver ##### + ============================================================================== + [..] This driver provides functions to configure and program the CEC device, + follow steps below: + (#) The source clock can be configured using: + (++) RCC_CECCLKConfig(RCC_CECCLK_HSI_Div244) for HSI(Default) + (++) RCC_CECCLKConfig(RCC_CECCLK_LSE) for LSE. + (#) Enable CEC peripheral clock using RCC_APBPeriphClockCmd(RCC_APBPeriph_CEC, ENABLE). + (#) Peripherals alternate function. + (++) Connect the pin to the desired peripherals' Alternate Function (AF) using + GPIO_PinAFConfig() function. + (++) Configure the desired pin in alternate function by: + GPIO_InitStruct->GPIO_Mode = GPIO_Mode_AF. + (++) Select the type open-drain and output speed via GPIO_OType + and GPIO_Speed members. + (++) Call GPIO_Init() function. + (#) Configure the Signal Free Time, Rx Tolerance, Stop reception generation + and Bit error generation using the CEC_Init() function. + The function CEC_Init() must be called when the CEC peripheral is disabled. + (#) Configure the CEC own address by calling the fuction CEC_OwnAddressConfig(). + (#) Optionally, you can configure the Listen mode using the function CEC_ListenModeCmd(). + (#) Enable the NVIC and the corresponding interrupt using the function + CEC_ITConfig() if you need to use interrupt mode. + CEC_ITConfig() must be called before enabling the CEC peripheral. + (#) Enable the CEC using the CEC_Cmd() function. + (#) Charge the first data byte in the TXDR register using CEC_SendDataByte(). + (#) Enable the transmission of the Byte of a CEC message using CEC_StartOfMessage() + (#) Transmit single data through the CEC peripheral using CEC_SendDataByte() + and Receive the last transmitted byte using CEC_ReceiveDataByte(). + (#) Enable the CEC_EndOfMessage() in order to indicate the last byte of the message. + [..] + (@) If the listen mode is enabled, Stop reception generation and Bit error generation + must be in reset state. + (@) If the CEC message consists of only 1 byte, the function CEC_EndOfMessage() + must be called before CEC_StartOfMessage(). + + @endverbatim + * + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx_cec.h" +#include "stm32f0xx_rcc.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @defgroup CEC + * @brief CEC driver modules + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +#define BROADCAST_ADDRESS ((uint32_t)0x0000F) +#define CFGR_CLEAR_MASK ((uint32_t)0x7000FE00) /* CFGR register Mask */ + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** @defgroup CEC_Private_Functions + * @{ + */ + +/** @defgroup CEC_Group1 Initialization and Configuration functions + * @brief Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### Initialization and Configuration functions ##### + =============================================================================== + [..] This section provides functions allowing to initialize: + (+) CEC own addresses + (+) CEC Signal Free Time + (+) CEC Rx Tolerance + (+) CEC Stop Reception + (+) CEC Bit Rising Error + (+) CEC Long Bit Period Error + [..] This section provides also a function to configure the CEC peripheral in Listen Mode. + Messages addressed to different destination can be received when Listen mode is + enabled without interfering with CEC bus. +@endverbatim + * @{ + */ + +/** + * @brief Deinitializes the CEC peripheral registers to their default reset values. + * @param None + * @retval None + */ +void CEC_DeInit(void) +{ + RCC_APB1PeriphResetCmd(RCC_APB1Periph_CEC, ENABLE); + RCC_APB1PeriphResetCmd(RCC_APB1Periph_CEC, DISABLE); +} + +/** + * @brief Initializes the CEC peripheral according to the specified parameters + * in the CEC_InitStruct. + * @note The CEC parameters must be configured before enabling the CEC peripheral. + * @param CEC_InitStruct: pointer to an CEC_InitTypeDef structure that contains + * the configuration information for the specified CEC peripheral. + * @retval None + */ +void CEC_Init(CEC_InitTypeDef* CEC_InitStruct) +{ + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_CEC_SIGNAL_FREE_TIME(CEC_InitStruct->CEC_SignalFreeTime)); + assert_param(IS_CEC_RX_TOLERANCE(CEC_InitStruct->CEC_RxTolerance)); + assert_param(IS_CEC_STOP_RECEPTION(CEC_InitStruct->CEC_StopReception)); + assert_param(IS_CEC_BIT_RISING_ERROR(CEC_InitStruct->CEC_BitRisingError)); + assert_param(IS_CEC_LONG_BIT_PERIOD_ERROR(CEC_InitStruct->CEC_LongBitPeriodError)); + assert_param(IS_CEC_BDR_NO_GEN_ERROR(CEC_InitStruct->CEC_BRDNoGen)); + assert_param(IS_CEC_SFT_OPTION(CEC_InitStruct->CEC_SFTOption)); + + /* Get the CEC CFGR value */ + tmpreg = CEC->CFGR; + + /* Clear CFGR bits */ + tmpreg &= CFGR_CLEAR_MASK; + + /* Configure the CEC peripheral */ + tmpreg |= (CEC_InitStruct->CEC_SignalFreeTime | CEC_InitStruct->CEC_RxTolerance | + CEC_InitStruct->CEC_StopReception | CEC_InitStruct->CEC_BitRisingError | + CEC_InitStruct->CEC_LongBitPeriodError| CEC_InitStruct->CEC_BRDNoGen | + CEC_InitStruct->CEC_SFTOption); + + /* Write to CEC CFGR register */ + CEC->CFGR = tmpreg; +} + +/** + * @brief Fills each CEC_InitStruct member with its default value. + * @param CEC_InitStruct: pointer to a CEC_InitTypeDef structure which will + * be initialized. + * @retval None + */ +void CEC_StructInit(CEC_InitTypeDef* CEC_InitStruct) +{ + CEC_InitStruct->CEC_SignalFreeTime = CEC_SignalFreeTime_Standard; + CEC_InitStruct->CEC_RxTolerance = CEC_RxTolerance_Standard; + CEC_InitStruct->CEC_StopReception = CEC_StopReception_Off; + CEC_InitStruct->CEC_BitRisingError = CEC_BitRisingError_Off; + CEC_InitStruct->CEC_LongBitPeriodError = CEC_LongBitPeriodError_Off; + CEC_InitStruct->CEC_BRDNoGen = CEC_BRDNoGen_Off; + CEC_InitStruct->CEC_SFTOption = CEC_SFTOption_Off; +} + +/** + * @brief Enables or disables the CEC peripheral. + * @param NewState: new state of the CEC peripheral. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void CEC_Cmd(FunctionalState NewState) +{ + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the CEC peripheral */ + CEC->CR |= CEC_CR_CECEN; + } + else + { + /* Disable the CEC peripheral */ + CEC->CR &= ~CEC_CR_CECEN; + } +} + +/** + * @brief Enables or disables the CEC Listen Mode. + * @param NewState: new state of the Listen Mode. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void CEC_ListenModeCmd(FunctionalState NewState) +{ + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the Listen Mode */ + CEC->CFGR |= CEC_CFGR_LSTN; + } + else + { + /* Disable the Listen Mode */ + CEC->CFGR &= ~CEC_CFGR_LSTN; + } +} + +/** + * @brief Defines the Own Address of the CEC device. + * @param CEC_OwnAddress: The CEC own address. + * @retval None + */ +void CEC_OwnAddressConfig(uint8_t CEC_OwnAddress) +{ + uint32_t tmp =0x00; + /* Check the parameters */ + assert_param(IS_CEC_ADDRESS(CEC_OwnAddress)); + tmp = 1 <<(CEC_OwnAddress + 16); + /* Set the CEC own address */ + CEC->CFGR |= tmp; +} + +/** + * @brief Clears the Own Address of the CEC device. + * @param CEC_OwnAddress: The CEC own address. + * @retval None + */ +void CEC_OwnAddressClear(void) +{ + /* Set the CEC own address */ + CEC->CFGR = 0x0; +} + +/** + * @} + */ + +/** @defgroup CEC_Group2 Data transfers functions + * @brief Data transfers functions + * +@verbatim + =============================================================================== + ##### Data transfers functions ##### + =============================================================================== + [..] This section provides functions allowing the CEC data transfers.The read + access of the CEC_RXDR register can be done using the CEC_ReceiveData()function + and returns the Rx buffered value. Whereas a write access to the CEC_TXDR can be + done using CEC_SendData() function. +@endverbatim + * @{ + */ + +/** + * @brief Transmits single data through the CEC peripheral. + * @param Data: the data to transmit. + * @retval None + */ +void CEC_SendData(uint8_t Data) +{ + /* Transmit Data */ + CEC->TXDR = Data; +} + +/** + * @brief Returns the most recent received data by the CEC peripheral. + * @param None + * @retval The received data. + */ +uint8_t CEC_ReceiveData(void) +{ + /* Receive Data */ + return (uint8_t)(CEC->RXDR); +} + +/** + * @brief Starts a new message. + * @param None + * @retval None + */ +void CEC_StartOfMessage(void) +{ + /* Starts of new message */ + CEC->CR |= CEC_CR_TXSOM; +} + +/** + * @brief Transmits message with an EOM bit. + * @param None + * @retval None + */ +void CEC_EndOfMessage(void) +{ + /* The data byte will be transmitted with an EOM bit */ + CEC->CR |= CEC_CR_TXEOM; +} + +/** + * @} + */ + +/** @defgroup CEC_Group3 Interrupts and flags management functions + * @brief Interrupts and flags management functions +* +@verbatim + =============================================================================== + ##### Interrupts and flags management functions ##### + =============================================================================== + [..] This section provides functions allowing to configure the CEC Interrupts + sources and check or clear the flags or pending bits status. + [..] The user should identify which mode will be used in his application to manage + the communication: Polling mode or Interrupt mode. + + [..] In polling mode, the CEC can be managed by the following flags: + (+) CEC_FLAG_TXACKE : to indicate a missing acknowledge in transmission mode. + (+) CEC_FLAG_TXERR : to indicate an error occurs during transmission mode. + The initiator detects low impedance in the CEC line. + (+) CEC_FLAG_TXUDR : to indicate if an underrun error occurs in transmission mode. + The transmission is enabled while the software has not yet + loaded any value into the TXDR register. + (+) CEC_FLAG_TXEND : to indicate the end of successful transmission. + (+) CEC_FLAG_TXBR : to indicate the next transmission data has to be written to TXDR. + (+) CEC_FLAG_ARBLST : to indicate arbitration lost in the case of two CEC devices + starting at the same time. + (+) CEC_FLAG_RXACKE : to indicate a missing acknowledge in receive mode. + (+) CEC_FLAG_LBPE : to indicate a long bit period error generated during receive mode. + (+) CEC_FLAG_SBPE : to indicate a short bit period error generated during receive mode. + (+) CEC_FLAG_BRE : to indicate a bit rising error generated during receive mode. + (+) CEC_FLAG_RXOVR : to indicate if an overrun error occur while receiving a CEC message. + A byte is not yet received while a new byte is stored in the RXDR register. + (+) CEC_FLAG_RXEND : to indicate the end Of reception + (+) CEC_FLAG_RXBR : to indicate a new byte has been received from the CEC line and + stored into the RXDR buffer. + [..] + (@)In this Mode, it is advised to use the following functions: + FlagStatus CEC_GetFlagStatus(uint16_t CEC_FLAG); + void CEC_ClearFlag(uint16_t CEC_FLAG); + + [..] In Interrupt mode, the CEC can be managed by the following interrupt sources: + (+) CEC_IT_TXACKE : to indicate a TX Missing acknowledge + (+) CEC_IT_TXACKE : to indicate a missing acknowledge in transmission mode. + (+) CEC_IT_TXERR : to indicate an error occurs during transmission mode. + The initiator detects low impedance in the CEC line. + (+) CEC_IT_TXUDR : to indicate if an underrun error occurs in transmission mode. + The transmission is enabled while the software has not yet + loaded any value into the TXDR register. + (+) CEC_IT_TXEND : to indicate the end of successful transmission. + (+) CEC_IT_TXBR : to indicate the next transmission data has to be written to TXDR register. + (+) CEC_IT_ARBLST : to indicate arbitration lost in the case of two CEC devices + starting at the same time. + (+) CEC_IT_RXACKE : to indicate a missing acknowledge in receive mode. + (+) CEC_IT_LBPE : to indicate a long bit period error generated during receive mode. + (+) CEC_IT_SBPE : to indicate a short bit period error generated during receive mode. + (+) CEC_IT_BRE : to indicate a bit rising error generated during receive mode. + (+) CEC_IT_RXOVR : to indicate if an overrun error occur while receiving a CEC message. + A byte is not yet received while a new byte is stored in the RXDR register. + (+) CEC_IT_RXEND : to indicate the end Of reception + (+) CEC_IT_RXBR : to indicate a new byte has been received from the CEC line and + stored into the RXDR buffer. + [..] + (@)In this Mode it is advised to use the following functions: + void CEC_ITConfig( uint16_t CEC_IT, FunctionalState NewState); + ITStatus CEC_GetITStatus(uint16_t CEC_IT); + void CEC_ClearITPendingBit(uint16_t CEC_IT); + + +@endverbatim + * @{ + */ + +/** + * @brief Enables or disables the selected CEC interrupts. + * @param CEC_IT: specifies the CEC interrupt source to be enabled. + * This parameter can be any combination of the following values: + * @arg CEC_IT_TXACKE: Tx Missing acknowledge Error + * @arg CEC_IT_TXERR: Tx Error. + * @arg CEC_IT_TXUDR: Tx-Buffer Underrun. + * @arg CEC_IT_TXEND: End of Transmission (successful transmission of the last byte). + * @arg CEC_IT_TXBR: Tx-Byte Request. + * @arg CEC_IT_ARBLST: Arbitration Lost + * @arg CEC_IT_RXACKE: Rx-Missing Acknowledge + * @arg CEC_IT_LBPE: Rx Long period Error + * @arg CEC_IT_SBPE: Rx Short period Error + * @arg CEC_IT_BRE: Rx Bit Rising Error + * @arg CEC_IT_RXOVR: Rx Overrun. + * @arg CEC_IT_RXEND: End Of Reception + * @arg CEC_IT_RXBR: Rx-Byte Received + * @param NewState: new state of the selected CEC interrupts. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void CEC_ITConfig(uint16_t CEC_IT, FunctionalState NewState) +{ + assert_param(IS_FUNCTIONAL_STATE(NewState)); + assert_param(IS_CEC_IT(CEC_IT)); + + if (NewState != DISABLE) + { + /* Enable the selected CEC interrupt */ + CEC->IER |= CEC_IT; + } + else + { + CEC_IT =~CEC_IT; + /* Disable the selected CEC interrupt */ + CEC->IER &= CEC_IT; + } +} + +/** + * @brief Gets the CEC flag status. + * @param CEC_FLAG: specifies the CEC flag to check. + * This parameter can be one of the following values: + * @arg CEC_FLAG_TXACKE: Tx Missing acknowledge Error + * @arg CEC_FLAG_TXERR: Tx Error. + * @arg CEC_FLAG_TXUDR: Tx-Buffer Underrun. + * @arg CEC_FLAG_TXEND: End of transmission (successful transmission of the last byte). + * @arg CEC_FLAG_TXBR: Tx-Byte Request. + * @arg CEC_FLAG_ARBLST: Arbitration Lost + * @arg CEC_FLAG_RXACKE: Rx-Missing Acknowledge + * @arg CEC_FLAG_LBPE: Rx Long period Error + * @arg CEC_FLAG_SBPE: Rx Short period Error + * @arg CEC_FLAG_BRE: Rx Bit Rissing Error + * @arg CEC_FLAG_RXOVR: Rx Overrun. + * @arg CEC_FLAG_RXEND: End Of Reception. + * @arg CEC_FLAG_RXBR: Rx-Byte Received. + * @retval The new state of CEC_FLAG (SET or RESET) + */ +FlagStatus CEC_GetFlagStatus(uint16_t CEC_FLAG) +{ + FlagStatus bitstatus = RESET; + + assert_param(IS_CEC_GET_FLAG(CEC_FLAG)); + + /* Check the status of the specified CEC flag */ + if ((CEC->ISR & CEC_FLAG) != (uint16_t)RESET) + { + /* CEC flag is set */ + bitstatus = SET; + } + else + { + /* CEC flag is reset */ + bitstatus = RESET; + } + + /* Return the CEC flag status */ + return bitstatus; +} + +/** + * @brief Clears the CEC's pending flags. + * @param CEC_FLAG: specifies the flag to clear. + * This parameter can be any combination of the following values: + * @arg CEC_FLAG_TXACKE: Tx Missing acknowledge Error + * @arg CEC_FLAG_TXERR: Tx Error + * @arg CEC_FLAG_TXUDR: Tx-Buffer Underrun + * @arg CEC_FLAG_TXEND: End of transmission (successful transmission of the last byte). + * @arg CEC_FLAG_TXBR: Tx-Byte Request + * @arg CEC_FLAG_ARBLST: Arbitration Lost + * @arg CEC_FLAG_RXACKE: Rx Missing Acknowledge + * @arg CEC_FLAG_LBPE: Rx Long period Error + * @arg CEC_FLAG_SBPE: Rx Short period Error + * @arg CEC_FLAG_BRE: Rx Bit Rising Error + * @arg CEC_FLAG_RXOVR: Rx Overrun + * @arg CEC_FLAG_RXEND: End Of Reception + * @arg CEC_FLAG_RXBR: Rx-Byte Received + * @retval None + */ +void CEC_ClearFlag(uint32_t CEC_FLAG) +{ + assert_param(IS_CEC_CLEAR_FLAG(CEC_FLAG)); + + /* Clear the selected CEC flag */ + CEC->ISR = CEC_FLAG; +} + +/** + * @brief Checks whether the specified CEC interrupt has occurred or not. + * @param CEC_IT: specifies the CEC interrupt source to check. + * This parameter can be one of the following values: + * @arg CEC_IT_TXACKE: Tx Missing acknowledge Error + * @arg CEC_IT_TXERR: Tx Error. + * @arg CEC_IT_TXUDR: Tx-Buffer Underrun. + * @arg CEC_IT_TXEND: End of transmission (successful transmission of the last byte). + * @arg CEC_IT_TXBR: Tx-Byte Request. + * @arg CEC_IT_ARBLST: Arbitration Lost. + * @arg CEC_IT_RXACKE: Rx-Missing Acknowledge. + * @arg CEC_IT_LBPE: Rx Long period Error. + * @arg CEC_IT_SBPE: Rx Short period Error. + * @arg CEC_IT_BRE: Rx Bit Rising Error. + * @arg CEC_IT_RXOVR: Rx Overrun. + * @arg CEC_IT_RXEND: End Of Reception. + * @arg CEC_IT_RXBR: Rx-Byte Received + * @retval The new state of CEC_IT (SET or RESET). + */ +ITStatus CEC_GetITStatus(uint16_t CEC_IT) +{ + ITStatus bitstatus = RESET; + uint32_t enablestatus = 0; + + /* Check the parameters */ + assert_param(IS_CEC_GET_IT(CEC_IT)); + + /* Get the CEC IT enable bit status */ + enablestatus = (CEC->IER & CEC_IT); + + /* Check the status of the specified CEC interrupt */ + if (((CEC->ISR & CEC_IT) != (uint32_t)RESET) && enablestatus) + { + /* CEC interrupt is set */ + bitstatus = SET; + } + else + { + /* CEC interrupt is reset */ + bitstatus = RESET; + } + + /* Return the CEC interrupt status */ + return bitstatus; +} + +/** + * @brief Clears the CEC's interrupt pending bits. + * @param CEC_IT: specifies the CEC interrupt pending bit to clear. + * This parameter can be any combination of the following values: + * @arg CEC_IT_TXACKE: Tx Missing acknowledge Error + * @arg CEC_IT_TXERR: Tx Error + * @arg CEC_IT_TXUDR: Tx-Buffer Underrun + * @arg CEC_IT_TXEND: End of Transmission + * @arg CEC_IT_TXBR: Tx-Byte Request + * @arg CEC_IT_ARBLST: Arbitration Lost + * @arg CEC_IT_RXACKE: Rx-Missing Acknowledge + * @arg CEC_IT_LBPE: Rx Long period Error + * @arg CEC_IT_SBPE: Rx Short period Error + * @arg CEC_IT_BRE: Rx Bit Rising Error + * @arg CEC_IT_RXOVR: Rx Overrun + * @arg CEC_IT_RXEND: End Of Reception + * @arg CEC_IT_RXBR: Rx-Byte Received + * @retval None + */ +void CEC_ClearITPendingBit(uint16_t CEC_IT) +{ + assert_param(IS_CEC_IT(CEC_IT)); + + /* Clear the selected CEC interrupt pending bits */ + CEC->ISR = CEC_IT; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/src/stm32f0-stdperiph/stm32f0xx_comp.c b/system/src/stm32f0-stdperiph/stm32f0xx_comp.c new file mode 100644 index 0000000..6154271 --- /dev/null +++ b/system/src/stm32f0-stdperiph/stm32f0xx_comp.c @@ -0,0 +1,408 @@ +/** + ****************************************************************************** + * @file stm32f0xx_comp.c + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file provides firmware functions to manage the following + * functionalities of the comparators (COMP1 and COMP2) peripheral + * applicable only on STM32F051 and STM32F072 devices: + * + Comparators configuration + * + Window mode control + * + * @verbatim + * + =============================================================================== + ##### How to use this driver ##### + =============================================================================== + [..] + + The device integrates two analog comparators COMP1 and COMP2: + (+) The non inverting input is set to PA1 for COMP1 and to PA3 + for COMP2. + + (+) The inverting input can be selected among: DAC1_OUT, DAC2_OUT + 1/4 VREFINT, 1/2 VERFINT, 3/4 VREFINT, VREFINT, + I/O (PA0 for COMP1 and PA2 for COMP2) + + (+) The COMP output is internally is available using COMP_GetOutputLevel() + and can be set on GPIO pins: PA0, PA6, PA11 for COMP1 + and PA2, PA7, PA12 for COMP2 + + (+) The COMP output can be redirected to embedded timers (TIM1, TIM2 + and TIM3) + + (+) The two comparators COMP1 and COMP2 can be combined in window + mode and only COMP1 non inverting (PA1) can be used as non- + inverting input. + + (+) The two comparators COMP1 and COMP2 have interrupt capability + with wake-up from Sleep and Stop modes (through the EXTI controller). + COMP1 and COMP2 outputs are internally connected to EXTI Line 21 + and EXTI Line 22 respectively. + + + ##### How to configure the comparator ##### + =============================================================================== + [..] + This driver provides functions to configure and program the Comparators + of all STM32F0xx devices. + + [..] To use the comparator, perform the following steps: + + (#) Enable the SYSCFG APB clock to get write access to comparator + register using RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE); + + (#) Configure the comparator input in analog mode using GPIO_Init() + + (#) Configure the comparator output in alternate function mode + using GPIO_Init() and use GPIO_PinAFConfig() function to map the + comparator output to the GPIO pin + + (#) Configure the comparator using COMP_Init() function: + (++) Select the inverting input + (++) Select the output polarity + (++) Select the output redirection + (++) Select the hysteresis level + (++) Select the power mode + + (#) Enable the comparator using COMP_Cmd() function + + (#) If required enable the COMP interrupt by configuring and enabling + EXTI line in Interrupt mode and selecting the desired sensitivity + level using EXTI_Init() function. After that enable the comparator + interrupt vector using NVIC_Init() function. + + @endverbatim + * + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx_comp.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @defgroup COMP + * @brief COMP driver modules + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* CSR register Mask */ +#define COMP_CSR_CLEAR_MASK ((uint32_t)0x00003FFE) + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** @defgroup COMP_Private_Functions + * @{ + */ + +/** @defgroup COMP_Group1 Initialization and Configuration functions + * @brief Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### Initialization and Configuration functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Deinitializes COMP peripheral registers to their default reset values. + * @note Deinitialization can't be performed if the COMP configuration is locked. + * To unlock the configuration, perform a system reset. + * @param None + * @retval None + */ +void COMP_DeInit(void) +{ + COMP->CSR = ((uint32_t)0x00000000); /*!< Set COMP_CSR register to reset value */ +} + +/** + * @brief Initializes the COMP peripheral according to the specified parameters + * in COMP_InitStruct + * @note If the selected comparator is locked, initialization can't be performed. + * To unlock the configuration, perform a system reset. + * @note By default, PA1 is selected as COMP1 non inverting input. + * To use PA4 as COMP1 non inverting input call COMP_SwitchCmd() after COMP_Init() + * @param COMP_Selection: the selected comparator. + * This parameter can be one of the following values: + * @arg COMP_Selection_COMP1: COMP1 selected + * @arg COMP_Selection_COMP2: COMP2 selected + * @param COMP_InitStruct: pointer to an COMP_InitTypeDef structure that contains + * the configuration information for the specified COMP peripheral. + * @retval None + */ +void COMP_Init(uint32_t COMP_Selection, COMP_InitTypeDef* COMP_InitStruct) +{ + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_COMP_ALL_PERIPH(COMP_Selection)); + assert_param(IS_COMP_INVERTING_INPUT(COMP_InitStruct->COMP_InvertingInput)); + assert_param(IS_COMP_OUTPUT(COMP_InitStruct->COMP_Output)); + assert_param(IS_COMP_OUTPUT_POL(COMP_InitStruct->COMP_OutputPol)); + assert_param(IS_COMP_HYSTERESIS(COMP_InitStruct->COMP_Hysteresis)); + assert_param(IS_COMP_MODE(COMP_InitStruct->COMP_Mode)); + + /*!< Get the COMP_CSR register value */ + tmpreg = COMP->CSR; + + /*!< Clear the COMP1SW1, COMPx_IN_SEL, COMPx_OUT_TIM_SEL, COMPx_POL, COMPx_HYST and COMPx_PWR_MODE bits */ + tmpreg &= (uint32_t) ~(COMP_CSR_CLEAR_MASK<COMP_InvertingInput value */ + /*!< Set COMPxOUTSEL bits according to COMP_InitStruct->COMP_Output value */ + /*!< Set COMPxPOL bit according to COMP_InitStruct->COMP_OutputPol value */ + /*!< Set COMPxHYST bits according to COMP_InitStruct->COMP_Hysteresis value */ + /*!< Set COMPxMODE bits according to COMP_InitStruct->COMP_Mode value */ + tmpreg |= (uint32_t)((COMP_InitStruct->COMP_InvertingInput | COMP_InitStruct->COMP_Output | + COMP_InitStruct->COMP_OutputPol | COMP_InitStruct->COMP_Hysteresis | + COMP_InitStruct->COMP_Mode)<CSR = tmpreg; +} + +/** + * @brief Fills each COMP_InitStruct member with its default value. + * @param COMP_InitStruct: pointer to an COMP_InitTypeDef structure which will + * be initialized. + * @retval None + */ +void COMP_StructInit(COMP_InitTypeDef* COMP_InitStruct) +{ + COMP_InitStruct->COMP_InvertingInput = COMP_InvertingInput_1_4VREFINT; + COMP_InitStruct->COMP_Output = COMP_Output_None; + COMP_InitStruct->COMP_OutputPol = COMP_OutputPol_NonInverted; + COMP_InitStruct->COMP_Hysteresis = COMP_Hysteresis_No; + COMP_InitStruct->COMP_Mode = COMP_Mode_UltraLowPower; +} + +/** + * @brief Enable or disable the COMP peripheral. + * @note If the selected comparator is locked, enable/disable can't be performed. + * To unlock the configuration, perform a system reset. + * @param COMP_Selection: the selected comparator. + * This parameter can be one of the following values: + * @arg COMP_Selection_COMP1: COMP1 selected + * @arg COMP_Selection_COMP2: COMP2 selected + * @param NewState: new state of the COMP peripheral. + * This parameter can be: ENABLE or DISABLE. + * @note When enabled, the comparator compares the non inverting input with + * the inverting input and the comparison result is available on comparator output. + * @note When disabled, the comparator doesn't perform comparison and the + * output level is low. + * @retval None + */ +void COMP_Cmd(uint32_t COMP_Selection, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_COMP_ALL_PERIPH(COMP_Selection)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the selected COMP peripheral */ + COMP->CSR |= (uint32_t) (1<CSR &= (uint32_t)(~((uint32_t)1<CSR |= (uint32_t) (COMP_CSR_COMP1SW1); + } + else + { + /* Open SW1 switch */ + COMP->CSR &= (uint32_t)(~COMP_CSR_COMP1SW1); + } +} + +/** + * @brief Return the output level (high or low) of the selected comparator. + * @note The output level depends on the selected polarity. + * @note If the polarity is not inverted: + * - Comparator output is low when the non-inverting input is at a lower + * voltage than the inverting input + * - Comparator output is high when the non-inverting input is at a higher + * voltage than the inverting input + * @note If the polarity is inverted: + * - Comparator output is high when the non-inverting input is at a lower + * voltage than the inverting input + * - Comparator output is low when the non-inverting input is at a higher + * voltage than the inverting input + * @param COMP_Selection: the selected comparator. + * This parameter can be one of the following values: + * @arg COMP_Selection_COMP1: COMP1 selected + * @arg COMP_Selection_COMP2: COMP2 selected + * @retval Returns the selected comparator output level: low or high. + * + */ +uint32_t COMP_GetOutputLevel(uint32_t COMP_Selection) +{ + uint32_t compout = 0x0; + + /* Check the parameters */ + assert_param(IS_COMP_ALL_PERIPH(COMP_Selection)); + + /* Check if selected comparator output is high */ + if ((COMP->CSR & (COMP_CSR_COMP1OUT<CSR |= (uint32_t) COMP_CSR_WNDWEN; + } + else + { + /* Disable the window mode */ + COMP->CSR &= (uint32_t)(~COMP_CSR_WNDWEN); + } +} + +/** + * @} + */ + +/** @defgroup COMP_Group3 COMP configuration locking function + * @brief COMP1 and COMP2 configuration locking function + * COMP1 and COMP2 configuration can be locked each separately. + * Unlocking is performed by system reset. + * +@verbatim + =============================================================================== + ##### Configuration Lock function ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Lock the selected comparator (COMP1/COMP2) configuration. + * @note Locking the configuration means that all control bits are read-only. + * To unlock the comparator configuration, perform a system reset. + * @param COMP_Selection: selects the comparator to be locked + * This parameter can be a value of the following values: + * @arg COMP_Selection_COMP1: COMP1 configuration is locked. + * @arg COMP_Selection_COMP2: COMP2 configuration is locked. + * @retval None + */ +void COMP_LockConfig(uint32_t COMP_Selection) +{ + /* Check the parameter */ + assert_param(IS_COMP_ALL_PERIPH(COMP_Selection)); + + /* Set the lock bit corresponding to selected comparator */ + COMP->CSR |= (uint32_t) (COMP_CSR_COMP1LOCK<
© COPYRIGHT 2014 STMicroelectronics
+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx_crc.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @defgroup CRC + * @brief CRC driver modules + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** @defgroup CRC_Private_Functions + * @{ + */ + +/** @defgroup CRC_Group1 Configuration of the CRC computation unit functions + * @brief Configuration of the CRC computation unit functions + * +@verbatim + =============================================================================== + ##### CRC configuration functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Deinitializes CRC peripheral registers to their default reset values. + * @param None + * @retval None + */ +void CRC_DeInit(void) +{ + /* Set DR register to reset value */ + CRC->DR = 0xFFFFFFFF; + + /* Set the POL register to the reset value: 0x04C11DB7 */ + CRC->POL = 0x04C11DB7; + + /* Reset IDR register */ + CRC->IDR = 0x00; + + /* Set INIT register to reset value */ + CRC->INIT = 0xFFFFFFFF; + + /* Reset the CRC calculation unit */ + CRC->CR = CRC_CR_RESET; +} + +/** + * @brief Resets the CRC calculation unit and sets INIT register content in DR register. + * @param None + * @retval None + */ +void CRC_ResetDR(void) +{ + /* Reset CRC generator */ + CRC->CR |= CRC_CR_RESET; +} + +/** + * @brief Selects the polynomial size. This function is only applicable for + * STM32F072 devices. + * @param CRC_PolSize: Specifies the polynomial size. + * This parameter can be: + * @arg CRC_PolSize_7: 7-bit polynomial for CRC calculation + * @arg CRC_PolSize_8: 8-bit polynomial for CRC calculation + * @arg CRC_PolSize_16: 16-bit polynomial for CRC calculation + * @arg CRC_PolSize_32: 32-bit polynomial for CRC calculation + * @retval None + */ +void CRC_PolynomialSizeSelect(uint32_t CRC_PolSize) +{ + uint32_t tmpcr = 0; + + /* Check the parameter */ + assert_param(IS_CRC_POL_SIZE(CRC_PolSize)); + + /* Get CR register value */ + tmpcr = CRC->CR; + + /* Reset POL_SIZE bits */ + tmpcr &= (uint32_t)~((uint32_t)CRC_CR_POLSIZE); + /* Set the polynomial size */ + tmpcr |= (uint32_t)CRC_PolSize; + + /* Write to CR register */ + CRC->CR = (uint32_t)tmpcr; +} + +/** + * @brief Selects the reverse operation to be performed on input data. + * @param CRC_ReverseInputData: Specifies the reverse operation on input data. + * This parameter can be: + * @arg CRC_ReverseInputData_No: No reverse operation is performed + * @arg CRC_ReverseInputData_8bits: reverse operation performed on 8 bits + * @arg CRC_ReverseInputData_16bits: reverse operation performed on 16 bits + * @arg CRC_ReverseInputData_32bits: reverse operation performed on 32 bits + * @retval None + */ +void CRC_ReverseInputDataSelect(uint32_t CRC_ReverseInputData) +{ + uint32_t tmpcr = 0; + + /* Check the parameter */ + assert_param(IS_CRC_REVERSE_INPUT_DATA(CRC_ReverseInputData)); + + /* Get CR register value */ + tmpcr = CRC->CR; + + /* Reset REV_IN bits */ + tmpcr &= (uint32_t)~((uint32_t)CRC_CR_REV_IN); + /* Set the reverse operation */ + tmpcr |= (uint32_t)CRC_ReverseInputData; + + /* Write to CR register */ + CRC->CR = (uint32_t)tmpcr; +} + +/** + * @brief Enables or disable the reverse operation on output data. + * The reverse operation on output data is performed on 32-bit. + * @param NewState: new state of the reverse operation on output data. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void CRC_ReverseOutputDataCmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable reverse operation on output data */ + CRC->CR |= CRC_CR_REV_OUT; + } + else + { + /* Disable reverse operation on output data */ + CRC->CR &= (uint32_t)~((uint32_t)CRC_CR_REV_OUT); + } +} + +/** + * @brief Initializes the INIT register. + * @note After resetting CRC calculation unit, CRC_InitValue is stored in DR register + * @param CRC_InitValue: Programmable initial CRC value + * @retval None + */ +void CRC_SetInitRegister(uint32_t CRC_InitValue) +{ + CRC->INIT = CRC_InitValue; +} + +/** + * @brief Initializes the polynomail coefficients. This function is only + * applicable for STM32F072 devices. + * @param CRC_Pol: Polynomial to be used for CRC calculation. + * @retval None + */ +void CRC_SetPolynomial(uint32_t CRC_Pol) +{ + CRC->POL = CRC_Pol; +} + +/** + * @} + */ + +/** @defgroup CRC_Group2 CRC computation of one/many 32-bit data functions + * @brief CRC computation of one/many 32-bit data functions + * +@verbatim + =============================================================================== + ##### CRC computation functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Computes the 32-bit CRC of a given data word(32-bit). + * @param CRC_Data: data word(32-bit) to compute its CRC + * @retval 32-bit CRC + */ +uint32_t CRC_CalcCRC(uint32_t CRC_Data) +{ + CRC->DR = CRC_Data; + + return (CRC->DR); +} + +/** + * @brief Computes the 16-bit CRC of a given 16-bit data. This function is only + * applicable for STM32F072 devices. + * @param CRC_Data: data half-word(16-bit) to compute its CRC + * @retval 16-bit CRC + */ +uint32_t CRC_CalcCRC16bits(uint16_t CRC_Data) +{ + *(uint16_t*)(CRC_BASE) = (uint16_t) CRC_Data; + + return (CRC->DR); +} + +/** + * @brief Computes the 8-bit CRC of a given 8-bit data. This function is only + * applicable for STM32F072 devices. + * @param CRC_Data: 8-bit data to compute its CRC + * @retval 8-bit CRC + */ +uint32_t CRC_CalcCRC8bits(uint8_t CRC_Data) +{ + *(uint8_t*)(CRC_BASE) = (uint8_t) CRC_Data; + + return (CRC->DR); +} + +/** + * @brief Computes the 32-bit CRC of a given buffer of data word(32-bit). + * @param pBuffer: pointer to the buffer containing the data to be computed + * @param BufferLength: length of the buffer to be computed + * @retval 32-bit CRC + */ +uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength) +{ + uint32_t index = 0; + + for(index = 0; index < BufferLength; index++) + { + CRC->DR = pBuffer[index]; + } + return (CRC->DR); +} + +/** + * @brief Returns the current CRC value. + * @param None + * @retval 32-bit CRC + */ +uint32_t CRC_GetCRC(void) +{ + return (CRC->DR); +} + +/** + * @} + */ + +/** @defgroup CRC_Group3 CRC Independent Register (IDR) access functions + * @brief CRC Independent Register (IDR) access (write/read) functions + * +@verbatim + =============================================================================== + ##### CRC Independent Register (IDR) access functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Stores an 8-bit data in the Independent Data(ID) register. + * @param CRC_IDValue: 8-bit value to be stored in the ID register + * @retval None + */ +void CRC_SetIDRegister(uint8_t CRC_IDValue) +{ + CRC->IDR = CRC_IDValue; +} + +/** + * @brief Returns the 8-bit data stored in the Independent Data(ID) register + * @param None + * @retval 8-bit value of the ID register + */ +uint8_t CRC_GetIDRegister(void) +{ + return (CRC->IDR); +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/src/stm32f0-stdperiph/stm32f0xx_crs.c b/system/src/stm32f0-stdperiph/stm32f0xx_crs.c new file mode 100644 index 0000000..2c21ba6 --- /dev/null +++ b/system/src/stm32f0-stdperiph/stm32f0xx_crs.c @@ -0,0 +1,466 @@ +/** + ****************************************************************************** + * @file stm32f0xx_crs.c + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file provides firmware functions to manage the following + * functionalities of CRS peripheral applicable only on STM32F042 and + * STM32F072 devices: + * + Configuration of the CRS peripheral + * + Interrupts and flags management + * + * + * @verbatim + =============================================================================== + ##### How to use this driver ##### + =============================================================================== + [..] + + (+) Enable CRS AHB clock using RCC_APB1eriphClockCmd(RCC_APB1Periph_CRS, ENABLE) + function + + + @endverbatim + * + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx_crs.h" +#include "stm32f0xx_rcc.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @defgroup CRS + * @brief CRS driver modules + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* CRS Flag Mask */ +#define FLAG_MASK ((uint32_t)0x700) + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** @defgroup CRS_Private_Functions + * @{ + */ + +/** @defgroup CRS_Group1 Configuration of the CRS functions + * @brief Configuration of the CRS functions + * +@verbatim + =============================================================================== + ##### CRS configuration functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Deinitializes CRS peripheral registers to their default reset values. + * @param None + * @retval None + */ +void CRS_DeInit(void) +{ + RCC_APB1PeriphResetCmd(RCC_APB1Periph_CRS, ENABLE); + RCC_APB1PeriphResetCmd(RCC_APB1Periph_CRS, DISABLE); +} + +/** + * @brief Adjusts the Internal High Speed 48 oscillator (HSI 48) calibration value. + * @note The calibration is used to compensate for the variations in voltage + * and temperature that influence the frequency of the internal HSI48 RC. + * @note This function can be called only when the AUTOTRIMEN bit is reset. + * @param CRS_HSI48CalibrationValue: + * @retval None + */ +void CRS_AdjustHSI48CalibrationValue(uint8_t CRS_HSI48CalibrationValue) +{ + /* Clear TRIM[5:0] bits */ + CRS->CR &= ~CRS_CR_TRIM; + + /* Set the TRIM[5:0] bits according to CRS_HSI48CalibrationValue value */ + CRS->CR |= (uint32_t)((uint32_t)CRS_HSI48CalibrationValue << 8); + +} + +/** + * @brief Enables or disables the oscillator clock for frequency error counter. + * @note when the CEN bit is set the CRS_CFGR register becomes write-protected. + * @param NewState: new state of the frequency error counter. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void CRS_FrequencyErrorCounterCmd(FunctionalState NewState) +{ + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + CRS->CR |= CRS_CR_CEN; + } + else + { + CRS->CR &= ~CRS_CR_CEN; + } +} + +/** + * @brief Enables or disables the automatic hardware adjustement of TRIM bits. + * @note When the AUTOTRIMEN bit is set the CRS_CFGR register becomes write-protected. + * @param NewState: new state of the automatic trimming. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void CRS_AutomaticCalibrationCmd(FunctionalState NewState) +{ + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + CRS->CR |= CRS_CR_AUTOTRIMEN; + } +else + { + CRS->CR &= ~CRS_CR_AUTOTRIMEN; + } +} + +/** + * @brief Generate the software synchronization event + * @param None + * @retval None + */ +void CRS_SoftwareSynchronizationGenerate(void) +{ + CRS->CR |= CRS_CR_SWSYNC; +} + +/** + * @brief Adjusts the Internal High Speed 48 oscillator (HSI 48) calibration value. + * @note The calibration is used to compensate for the variations in voltage + * and temperature that influence the frequency of the internal HSI48 RC. + * @note This function can be called only when the CEN bit is reset. + * @param CRS_ReloadValue: specifies the HSI calibration trimming value. + * This parameter must be a number between 0 and . + * @retval None + */ +void CRS_FrequencyErrorCounterReload(uint32_t CRS_ReloadValue) +{ + + /* Clear RELOAD[15:0] bits */ + CRS->CFGR &= ~CRS_CFGR_RELOAD; + + /* Set the RELOAD[15:0] bits according to CRS_ReloadValue value */ + CRS->CFGR |= (uint32_t)CRS_ReloadValue; + +} + +/** + * @brief + * @note This function can be called only when the CEN bit is reset. + * @param CRS_ErrorLimitValue: specifies the HSI calibration trimming value. + * This parameter must be a number between 0 and . + * @retval None + */ +void CRS_FrequencyErrorLimitConfig(uint8_t CRS_ErrorLimitValue) +{ + /* Clear FELIM[7:0] bits */ + CRS->CFGR &= ~CRS_CFGR_FELIM; + + /* Set the FELIM[7:0] bits according to CRS_ErrorLimitValue value */ + CRS->CFGR |= (uint32_t)CRS_ErrorLimitValue; +} + +/** + * @brief + * @note This function can be called only when the CEN bit is reset. + * @param CRS_Prescaler: specifies the HSI calibration trimming value. + * This parameter can be one of the following values: + * @arg CRS_SYNC_Div1: + * @arg CRS_SYNC_Div2: + * @arg CRS_SYNC_Div4: + * @arg CRS_SYNC_Div8: + * @arg CRS_SYNC_Div16: + * @arg CRS_SYNC_Div32: + * @arg CRS_SYNC_Div64: + * @arg CRS_SYNC_Div128: + * @retval None + */ +void CRS_SynchronizationPrescalerConfig(uint32_t CRS_Prescaler) +{ + /* Check the parameters */ + assert_param(IS_CRS_SYNC_DIV(CRS_Prescaler)); + + /* Clear SYNCDIV[2:0] bits */ + CRS->CFGR &= ~CRS_CFGR_SYNCDIV; + + /* Set the CRS_CFGR_SYNCDIV[2:0] bits according to CRS_Prescaler value */ + CRS->CFGR |= CRS_Prescaler; +} + +/** + * @brief + * @note This function can be called only when the CEN bit is reset. + * @param CRS_Source: . + * This parameter can be one of the following values: + * @arg CRS_SYNCSource_GPIO: + * @arg CRS_SYNCSource_LSE: + * @arg CRS_SYNCSource_USB: + * @retval None + */ +void CRS_SynchronizationSourceConfig(uint32_t CRS_Source) +{ + /* Check the parameters */ + assert_param(IS_CRS_SYNC_SOURCE(CRS_Source)); + + /* Clear SYNCSRC[1:0] bits */ + CRS->CFGR &= ~CRS_CFGR_SYNCSRC; + + /* Set the SYNCSRC[1:0] bits according to CRS_Source value */ + CRS->CFGR |= CRS_Source; +} + +/** + * @brief + * @note This function can be called only when the CEN bit is reset. + * @param CRS_Polarity: . + * This parameter can be one of the following values: + * @arg CRS_SYNCPolarity_Rising: + * @arg CRS_SYNCPolarity_Falling: + * @retval None + */ +void CRS_SynchronizationPolarityConfig(uint32_t CRS_Polarity) +{ + /* Check the parameters */ + assert_param(IS_CRS_SYNC_POLARITY(CRS_Polarity)); + + /* Clear SYNCSPOL bit */ + CRS->CFGR &= ~CRS_CFGR_SYNCPOL; + + /* Set the SYNCSPOL bits according to CRS_Polarity value */ + CRS->CFGR |= CRS_Polarity; +} + +/** + * @brief Returns the Relaod value. + * @param None + * @retval The reload value + */ +uint32_t CRS_GetReloadValue(void) +{ + return ((uint32_t)(CRS->CFGR & CRS_CFGR_RELOAD)); +} + +/** + * @brief Returns the HSI48 Calibration value. + * @param None + * @retval The reload value + */ +uint32_t CRS_GetHSI48CalibrationValue(void) +{ + return (((uint32_t)(CRS->CR & CRS_CR_TRIM)) >> 8); +} + +/** + * @brief Returns the frequency error capture. + * @param None + * @retval The frequency error capture value + */ +uint32_t CRS_GetFrequencyErrorValue(void) +{ + return ((uint32_t)(CRS->ISR & CRS_ISR_FECAP)); +} + +/** + * @brief Returns the frequency error direction. + * @param None + * @retval The frequency error direction. The returned value can be one + * of the following values: + * - 0x00: Up counting + * - 0x8000: Down counting + */ +uint32_t CRS_GetFrequencyErrorDirection(void) +{ + return ((uint32_t)(CRS->ISR & CRS_ISR_FEDIR)); +} + +/** @defgroup CRS_Group2 Interrupts and flags management functions + * @brief Interrupts and flags management functions + * +@verbatim + =============================================================================== + ##### Interrupts and flags management functions ##### + =============================================================================== +@endverbatim + * @{ + */ +/** + * @brief Enables or disables the specified CRS interrupts. + * @param CRS_IT: specifies the RCC interrupt sources to be enabled or disabled. + * This parameter can be any combination of the following values: + * @arg CRS_IT_SYNCOK: + * @arg CRS_IT_SYNCWARN: + * @arg CRS_IT_ERR: + * @arg CRS_IT_ESYNC: + * @param NewState: new state of the specified CRS interrupts. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void CRS_ITConfig(uint32_t CRS_IT, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_CRS_IT(CRS_IT)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + CRS->CR |= CRS_IT; + } + else + { + CRS->CR &= ~CRS_IT; + } +} + +/** + * @brief Checks whether the specified CRS flag is set or not. + * @param CRS_FLAG: specifies the flag to check. + * This parameter can be one of the following values: + * @arg CRS_FLAG_SYNCOK: + * @arg CRS_FLAG_SYNCWARN: + * @arg CRS_FLAG_ERR: + * @arg CRS_FLAG_ESYNC: + * @arg CRS_FLAG_TRIMOVF: + * @arg CRS_FLAG_SYNCERR: + * @arg CRS_FLAG_SYNCMISS: + * @retval The new state of CRS_FLAG (SET or RESET). + */ +FlagStatus CRS_GetFlagStatus(uint32_t CRS_FLAG) +{ + /* Check the parameters */ + assert_param(IS_CRS_FLAG(CRS_FLAG)); + + return ((FlagStatus)(CRS->ISR & CRS_FLAG)); +} + +/** + * @brief Clears the CRS specified FLAG. + * @param CRS_FLAG: specifies the flag to check. + * This parameter can be one of the following values: + * @arg CRS_FLAG_SYNCOK: + * @arg CRS_FLAG_SYNCWARN: + * @arg CRS_FLAG_ERR: + * @arg CRS_FLAG_ESYNC: + * @arg CRS_FLAG_TRIMOVF: + * @arg CRS_FLAG_SYNCERR: + * @arg CRS_FLAG_SYNCMISS: + * @retval None + */ +void CRS_ClearFlag(uint32_t CRS_FLAG) +{ + /* Check the parameters */ + assert_param(IS_CRS_FLAG(CRS_FLAG)); + + if ((CRS_FLAG & FLAG_MASK)!= 0) + { + CRS->ICR |= CRS_ICR_ERRC; + } + else + { + CRS->ICR |= CRS_FLAG; + } +} + +/** + * @brief Checks whether the specified CRS IT pending bit is set or not. + * @param CRS_IT: specifies the IT pending bit to check. + * This parameter can be one of the following values: + * @arg CRS_IT_SYNCOK: + * @arg CRS_IT_SYNCWARN: + * @arg CRS_IT_ERR: + * @arg CRS_IT_ESYNC: + * @arg CRS_IT_TRIMOVF: + * @arg CRS_IT_SYNCERR: + * @arg CRS_IT_SYNCMISS: + * @retval The new state of CRS_IT (SET or RESET). + */ +ITStatus CRS_GetITStatus(uint32_t CRS_IT) +{ + /* Check the parameters */ + assert_param(IS_CRS_GET_IT(CRS_IT)); + + return ((ITStatus)(CRS->ISR & CRS_IT)); +} + +/** + * @brief Clears the CRS specified IT pending bi. + * @param CRS_FLAG: specifies the IT pending bi to clear. + * This parameter can be one of the following values: + * @arg CRS_IT_SYNCOK: + * @arg CRS_IT_SYNCWARN: + * @arg CRS_IT_ERR: + * @arg CRS_IT_ESYNC: + * @arg CRS_IT_TRIMOVF: + * @arg CRS_IT_SYNCERR: + * @arg CRS_IT_SYNCMISS: + * @retval None + */ +void CRS_ClearITPendingBit(uint32_t CRS_IT) +{ + /* Check the parameters */ + assert_param(IS_CRS_CLEAR_IT(CRS_IT)); + + if ((CRS_IT & FLAG_MASK)!= 0) + { + CRS->ICR |= CRS_ICR_ERRC; + } + else + { + CRS->ICR |= CRS_IT; + } +} +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/src/stm32f0-stdperiph/stm32f0xx_dac.c b/system/src/stm32f0-stdperiph/stm32f0xx_dac.c new file mode 100644 index 0000000..afb5b97 --- /dev/null +++ b/system/src/stm32f0-stdperiph/stm32f0xx_dac.c @@ -0,0 +1,692 @@ +/** + ****************************************************************************** + * @file stm32f0xx_dac.c + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file provides firmware functions to manage the following + * functionalities of the Digital-to-Analog Converter (DAC) peripheral + * applicable only on STM32F051 and STM32F072 devices: + * + DAC channel configuration: trigger, output buffer, data format + * + DMA management + * + Interrupts and flags management + * + * @verbatim + * + =============================================================================== + ##### DAC Peripheral features ##### + =============================================================================== + [..] The device integrates two 12-bit Digital Analog Converters refered as + DAC channel1 with DAC_OUT1 (PA4) and DAC_OUT2 (PA5) as outputs. + + [..] Digital to Analog conversion can be non-triggered using DAC_Trigger_None + and DAC_OUTx is available once writing to DHRx register using + DAC_SetChannel1Data() or DAC_SetChannel2Data() + + [..] Digital to Analog conversion can be triggered by: + (#) External event: EXTI Line 9 (any GPIOx_Pin9) using DAC_Trigger_Ext_IT9. + The used pin (GPIOx_Pin9) must be configured in input mode. + + (#) Timers TRGO: TIM2, TIM3,TIM7, TIM6 and TIM15 + (DAC_Trigger_T2_TRGO, DAC_Trigger_T3_TRGO...) + The timer TRGO event should be selected using TIM_SelectOutputTrigger() + + (#) Software using DAC_Trigger_Software + + [..] Each DAC integrates an output buffer that can be used to + reduce the output impedance, and to drive external loads directly + without having to add an external operational amplifier. + To enable the output buffer use + DAC_InitStructure.DAC_OutputBuffer = DAC_OutputBuffer_Enable; + + [..] Refer to the device datasheet for more details about output impedance + value with and without output buffer. + + [..] DAC wave generation feature + Both DAC channels can be used to generate + 1- Noise wave using DAC_WaveGeneration_Noise + 2- Triangle wave using DAC_WaveGeneration_Triangle + + [..] The DAC data format can be: + (#) 8-bit right alignment using DAC_Align_8b_R + (#) 12-bit left alignment using DAC_Align_12b_L + (#) 12-bit right alignment using DAC_Align_12b_R + + [..] The analog output voltage on each DAC channel pin is determined + by the following equation: DAC_OUTx = VREF+ * DOR / 4095 + with DOR is the Data Output Register + VEF+ is the input voltage reference (refer to the device datasheet) + e.g. To set DAC_OUT1 to 0.7V, use + DAC_SetChannel1Data(DAC_Align_12b_R, 868); + Assuming that VREF+ = 3.3, DAC_OUT1 = (3.3 * 868) / 4095 = 0.7V + + [..] A DMA1 request can be generated when an external trigger (but not + a software trigger) occurs if DMA1 requests are enabled using + DAC_DMACmd() + DMA1 requests are mapped as following: + (+) DAC channel1 is mapped on DMA1 channel3 which must be already + configured + (+) DAC channel2 is mapped on DMA1 channel4 which must be already + configured + + ##### How to use this driver ##### + =============================================================================== + [..] + (+) Enable DAC APB1 clock to get write access to DAC registers + using RCC_APB1PeriphClockCmd(RCC_APB1Periph_DAC, ENABLE) + + (+) Configure DAC_OUTx (DAC_OUT1: PA4, DAC_OUT2: PA5) in analog mode + using GPIO_Init() function + + (+) Configure the DAC channel using DAC_Init() + + (+) Enable the DAC channel using DAC_Cmd() + + @endverbatim + * + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx_dac.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @defgroup DAC + * @brief DAC driver modules + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* CR register Mask */ +#define CR_CLEAR_MASK ((uint32_t)0x00000FFE) /* check the value of the mask */ + +/* DAC Dual Channels SWTRIG masks */ +#define DUAL_SWTRIG_SET ((uint32_t)0x00000003) /*!< Only applicable for STM32F072 devices */ +#define DUAL_SWTRIG_RESET ((uint32_t)0xFFFFFFFC) /*!< Only applicable for STM32F072 devices */ + +/* DHR registers offsets */ +#define DHR12R1_OFFSET ((uint32_t)0x00000008) +#define DHR12R2_OFFSET ((uint32_t)0x00000014) /*!< Only applicable for STM32F072 devices */ +#define DHR12RD_OFFSET ((uint32_t)0x00000020) /*!< Only applicable for STM32F072 devices */ + +/* DOR register offset */ +#define DOR_OFFSET ((uint32_t)0x0000002C) + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** @defgroup DAC_Private_Functions + * @{ + */ + +/** @defgroup DAC_Group1 DAC channels configuration + * @brief DAC channels configuration: trigger, output buffer, data format + * +@verbatim + =============================================================================== + ##### DAC channels configuration: trigger, output buffer, data format ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Deinitializes the DAC peripheral registers to their default reset values. + * @param None + * @retval None + */ +void DAC_DeInit(void) +{ + /* Enable DAC reset state */ + RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE); + /* Release DAC from reset state */ + RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE); +} + +/** + * @brief Initializes the DAC peripheral according to the specified parameters + * in the DAC_InitStruct. + * @param DAC_Channel: the selected DAC channel. + * This parameter can be: + * @arg DAC_Channel_1: DAC Channel1 selected + * @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices + * @param DAC_InitStruct: pointer to a DAC_InitTypeDef structure that contains + * the configuration information for the specified DAC channel. + * @retval None + */ +void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct) +{ + uint32_t tmpreg1 = 0, tmpreg2 = 0; + + /* Check the DAC parameters */ + assert_param(IS_DAC_TRIGGER(DAC_InitStruct->DAC_Trigger)); + assert_param(IS_DAC_GENERATE_WAVE(DAC_InitStruct->DAC_WaveGeneration)); + assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude)); + assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer)); + +/*---------------------------- DAC CR Configuration --------------------------*/ + /* Get the DAC CR value */ + tmpreg1 = DAC->CR; + /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */ + tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel); + /* Configure for the selected DAC channel: buffer output, trigger, + wave generation, mask/amplitude for wave generation */ + /* Set TSELx and TENx bits according to DAC_Trigger value */ + /* Set WAVEx bits according to DAC_WaveGeneration value */ + /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ + /* Set BOFFx bit according to DAC_OutputBuffer value */ + tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration | + DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \ + DAC_InitStruct->DAC_OutputBuffer); + /* Calculate CR register value depending on DAC_Channel */ + tmpreg1 |= tmpreg2 << DAC_Channel; + /* Write to DAC CR */ + DAC->CR = tmpreg1; +} + +/** + * @brief Fills each DAC_InitStruct member with its default value. + * @param DAC_InitStruct: pointer to a DAC_InitTypeDef structure which will + * be initialized. + * @retval None + */ +void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct) +{ +/*--------------- Reset DAC init structure parameters values -----------------*/ + /* Initialize the DAC_Trigger member */ + DAC_InitStruct->DAC_Trigger = DAC_Trigger_None; + + /* Initialize the DAC_WaveGeneration member */ + DAC_InitStruct->DAC_WaveGeneration = DAC_WaveGeneration_None; + + /* Initialize the DAC_LFSRUnmask_TriangleAmplitude member */ + DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude = DAC_LFSRUnmask_Bit0; + + /* Initialize the DAC_OutputBuffer member */ + DAC_InitStruct->DAC_OutputBuffer = DAC_OutputBuffer_Enable; +} + +/** + * @brief Enables or disables the specified DAC channel. + * @param DAC_Channel: The selected DAC channel. + * This parameter can be one of the following values: + * @arg DAC_Channel_1: DAC Channel1 selected + * @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices + * @param NewState: new state of the DAC channel. + * This parameter can be: ENABLE or DISABLE. + * @note When the DAC channel is enabled the trigger source can no more be modified. + * @retval None + */ +void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_DAC_CHANNEL(DAC_Channel)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the selected DAC channel */ + DAC->CR |= (DAC_CR_EN1 << DAC_Channel); + } + else + { + /* Disable the selected DAC channel */ + DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel)); + } +} + +/** + * @brief Enables or disables the selected DAC channel software trigger. + * @param DAC_Channel: The selected DAC channel. + * This parameter can be one of the following values: + * @arg DAC_Channel_1: DAC Channel1 selected + * @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices + * @param NewState: new state of the selected DAC channel software trigger. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_DAC_CHANNEL(DAC_Channel)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable software trigger for the selected DAC channel */ + DAC->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4); + } + else + { + /* Disable software trigger for the selected DAC channel */ + DAC->SWTRIGR &= ~((uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4)); + } +} + +/** + * @brief Enables or disables simultaneously the two DAC channels software triggers. + * This function is applicable only for STM32F072 devices. + * @param NewState: new state of the DAC channels software triggers. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void DAC_DualSoftwareTriggerCmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable software trigger for both DAC channels */ + DAC->SWTRIGR |= DUAL_SWTRIG_SET; + } + else + { + /* Disable software trigger for both DAC channels */ + DAC->SWTRIGR &= DUAL_SWTRIG_RESET; + } +} + +/** + * @brief Enables or disables the selected DAC channel wave generation. + * This function is applicable only for STM32F072 devices. + * @param DAC_Channel: The selected DAC channel. + * This parameter can be: + * @arg DAC_Channel_1: DAC Channel1 selected + * @arg DAC_Channel_2: DAC Channel2 selected + * @param DAC_Wave: specifies the wave type to enable or disable. + * This parameter can be: + * @arg DAC_Wave_Noise: noise wave generation + * @arg DAC_Wave_Triangle: triangle wave generation + * @param NewState: new state of the selected DAC channel wave generation. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void DAC_WaveGenerationCmd(uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_DAC_CHANNEL(DAC_Channel)); + assert_param(IS_DAC_WAVE(DAC_Wave)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the selected wave generation for the selected DAC channel */ + DAC->CR |= DAC_Wave << DAC_Channel; + } + else + { + /* Disable the selected wave generation for the selected DAC channel */ + DAC->CR &= ~(DAC_Wave << DAC_Channel); + } +} + +/** + * @brief Set the specified data holding register value for DAC channel1. + * @param DAC_Align: Specifies the data alignment for DAC channel1. + * This parameter can be one of the following values: + * @arg DAC_Align_8b_R: 8bit right data alignment selected + * @arg DAC_Align_12b_L: 12bit left data alignment selected + * @arg DAC_Align_12b_R: 12bit right data alignment selected + * @param Data: Data to be loaded in the selected data holding register. + * @retval None + */ +void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data) +{ + __IO uint32_t tmp = 0; + + /* Check the parameters */ + assert_param(IS_DAC_ALIGN(DAC_Align)); + assert_param(IS_DAC_DATA(Data)); + + tmp = (uint32_t)DAC_BASE; + tmp += DHR12R1_OFFSET + DAC_Align; + + /* Set the DAC channel1 selected data holding register */ + *(__IO uint32_t *) tmp = Data; +} + +/** + * @brief Sets the specified data holding register value for DAC channel2. + * This function is applicable only for STM32F072 devices. + * @param DAC_Align: Specifies the data alignment for DAC channel2. + * This parameter can be: + * @arg DAC_Align_8b_R: 8bit right data alignment selected + * @arg DAC_Align_12b_L: 12bit left data alignment selected + * @arg DAC_Align_12b_R: 12bit right data alignment selected + * @param Data: Data to be loaded in the selected data holding register. + * @retval None + */ +void DAC_SetChannel2Data(uint32_t DAC_Align, uint16_t Data) +{ + __IO uint32_t tmp = 0; + + /* Check the parameters */ + assert_param(IS_DAC_ALIGN(DAC_Align)); + assert_param(IS_DAC_DATA(Data)); + + tmp = (uint32_t)DAC_BASE; + tmp += DHR12R2_OFFSET + DAC_Align; + + /* Set the DAC channel2 selected data holding register */ + *(__IO uint32_t *)tmp = Data; +} + +/** + * @brief Sets the specified data holding register value for dual channel DAC. + * This function is applicable only for STM32F072 devices. + * @param DAC_Align: Specifies the data alignment for dual channel DAC. + * This parameter can be: + * @arg DAC_Align_8b_R: 8bit right data alignment selected + * @arg DAC_Align_12b_L: 12bit left data alignment selected + * @arg DAC_Align_12b_R: 12bit right data alignment selected + * @param Data2: Data for DAC Channel2 to be loaded in the selected data holding register. + * @param Data1: Data for DAC Channel1 to be loaded in the selected data holding register. + * @note In dual mode, a unique register access is required to write in both + * DAC channels at the same time. + * @retval None + */ +void DAC_SetDualChannelData(uint32_t DAC_Align, uint16_t Data2, uint16_t Data1) +{ + uint32_t data = 0, tmp = 0; + + /* Check the parameters */ + assert_param(IS_DAC_ALIGN(DAC_Align)); + assert_param(IS_DAC_DATA(Data1)); + assert_param(IS_DAC_DATA(Data2)); + + /* Calculate and set dual DAC data holding register value */ + if (DAC_Align == DAC_Align_8b_R) + { + data = ((uint32_t)Data2 << 8) | Data1; + } + else + { + data = ((uint32_t)Data2 << 16) | Data1; + } + + tmp = (uint32_t)DAC_BASE; + tmp += DHR12RD_OFFSET + DAC_Align; + + /* Set the dual DAC selected data holding register */ + *(__IO uint32_t *)tmp = data; +} + +/** + * @brief Returns the last data output value of the selected DAC channel. + * @param DAC_Channel: The selected DAC channel. + * This parameter can be one of the following values: + * @arg DAC_Channel_1: DAC Channel1 selected + * @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices + * @retval The selected DAC channel data output value. + */ +uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel) +{ + __IO uint32_t tmp = 0; + + /* Check the parameters */ + assert_param(IS_DAC_CHANNEL(DAC_Channel)); + + tmp = (uint32_t) DAC_BASE ; + tmp += DOR_OFFSET + ((uint32_t)DAC_Channel >> 2); + + /* Returns the DAC channel data output register value */ + return (uint16_t) (*(__IO uint32_t*) tmp); +} + +/** + * @} + */ + +/** @defgroup DAC_Group2 DMA management functions + * @brief DMA management functions + * +@verbatim + =============================================================================== + ##### DMA management functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Enables or disables the specified DAC channel DMA request. + * When enabled DMA1 is generated when an external trigger (EXTI Line9, + * TIM2, TIM3, TIM6 or TIM15 but not a software trigger) occurs + * @param DAC_Channel: the selected DAC channel. + * This parameter can be one of the following values: + * @arg DAC_Channel_1: DAC Channel1 selected + * @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices + * @param NewState: new state of the selected DAC channel DMA request. + * This parameter can be: ENABLE or DISABLE. + * @note The DAC channel1 is mapped on DMA1 channel3 which must be already configured. + * @note The DAC channel2 is mapped on DMA1 channel4 which must be already configured. + * @retval None + */ +void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_DAC_CHANNEL(DAC_Channel)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the selected DAC channel DMA request */ + DAC->CR |= (DAC_CR_DMAEN1 << DAC_Channel); + } + else + { + /* Disable the selected DAC channel DMA request */ + DAC->CR &= (~(DAC_CR_DMAEN1 << DAC_Channel)); + } +} + +/** + * @} + */ + +/** @defgroup DAC_Group3 Interrupts and flags management functions + * @brief Interrupts and flags management functions + * +@verbatim + =============================================================================== + ##### Interrupts and flags management functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Enables or disables the specified DAC interrupts. + * @param DAC_Channel: The selected DAC channel. + * This parameter can be: + * @arg DAC_Channel_1: DAC Channel1 selected + * @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices + * @param DAC_IT: specifies the DAC interrupt sources to be enabled or disabled. + * This parameter can be the following values: + * @arg DAC_IT_DMAUDR: DMA underrun interrupt mask + * @note The DMA underrun occurs when a second external trigger arrives before the + * acknowledgement for the first external trigger is received (first request). + * @param NewState: new state of the specified DAC interrupts. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void DAC_ITConfig(uint32_t DAC_Channel, uint32_t DAC_IT, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_DAC_CHANNEL(DAC_Channel)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + assert_param(IS_DAC_IT(DAC_IT)); + + if (NewState != DISABLE) + { + /* Enable the selected DAC interrupts */ + DAC->CR |= (DAC_IT << DAC_Channel); + } + else + { + /* Disable the selected DAC interrupts */ + DAC->CR &= (~(uint32_t)(DAC_IT << DAC_Channel)); + } +} + +/** + * @brief Checks whether the specified DAC flag is set or not. + * @param DAC_Channel: The selected DAC channel. + * This parameter can be one of the following values: + * @arg DAC_Channel_1: DAC Channel1 selected + * @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices + * @param DAC_FLAG: specifies the flag to check. + * This parameter can be only of the following value: + * @arg DAC_FLAG_DMAUDR: DMA underrun flag + * @note The DMA underrun occurs when a second external trigger arrives before the + * acknowledgement for the first external trigger is received (first request). + * @retval The new state of DAC_FLAG (SET or RESET). + */ +FlagStatus DAC_GetFlagStatus(uint32_t DAC_Channel, uint32_t DAC_FLAG) +{ + FlagStatus bitstatus = RESET; + /* Check the parameters */ + assert_param(IS_DAC_CHANNEL(DAC_Channel)); + assert_param(IS_DAC_FLAG(DAC_FLAG)); + + /* Check the status of the specified DAC flag */ + if ((DAC->SR & (DAC_FLAG << DAC_Channel)) != (uint8_t)RESET) + { + /* DAC_FLAG is set */ + bitstatus = SET; + } + else + { + /* DAC_FLAG is reset */ + bitstatus = RESET; + } + /* Return the DAC_FLAG status */ + return bitstatus; +} + +/** + * @brief Clears the DAC channel's pending flags. + * @param DAC_Channel: The selected DAC channel. + * This parameter can be one of the following values: + * @arg DAC_Channel_1: DAC Channel1 selected + * @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices + * @param DAC_FLAG: specifies the flag to clear. + * This parameter can be of the following value: + * @arg DAC_FLAG_DMAUDR: DMA underrun flag + * @retval None + */ +void DAC_ClearFlag(uint32_t DAC_Channel, uint32_t DAC_FLAG) +{ + /* Check the parameters */ + assert_param(IS_DAC_CHANNEL(DAC_Channel)); + assert_param(IS_DAC_FLAG(DAC_FLAG)); + + /* Clear the selected DAC flags */ + DAC->SR = (DAC_FLAG << DAC_Channel); +} + +/** + * @brief Checks whether the specified DAC interrupt has occurred or not. + * @param DAC_Channel: The selected DAC channel. + * This parameter can be one of the following values: + * @arg DAC_Channel_1: DAC Channel1 selected + * @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices + * @param DAC_IT: specifies the DAC interrupt source to check. + * This parameter can be the following values: + * @arg DAC_IT_DMAUDR: DMA underrun interrupt mask + * @note The DMA underrun occurs when a second external trigger arrives before the + * acknowledgement for the first external trigger is received (first request). + * @retval The new state of DAC_IT (SET or RESET). + */ +ITStatus DAC_GetITStatus(uint32_t DAC_Channel, uint32_t DAC_IT) +{ + ITStatus bitstatus = RESET; + uint32_t enablestatus = 0; + + /* Check the parameters */ + assert_param(IS_DAC_CHANNEL(DAC_Channel)); + assert_param(IS_DAC_IT(DAC_IT)); + + /* Get the DAC_IT enable bit status */ + enablestatus = (DAC->CR & (DAC_IT << DAC_Channel)) ; + + /* Check the status of the specified DAC interrupt */ + if (((DAC->SR & (DAC_IT << DAC_Channel)) != (uint32_t)RESET) && enablestatus) + { + /* DAC_IT is set */ + bitstatus = SET; + } + else + { + /* DAC_IT is reset */ + bitstatus = RESET; + } + /* Return the DAC_IT status */ + return bitstatus; +} + +/** + * @brief Clears the DAC channel's interrupt pending bits. + * @param DAC_Channel: The selected DAC channel. + * This parameter can be one of the following values: + * @arg DAC_Channel_1: DAC Channel1 selected + * @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices + * @param DAC_IT: specifies the DAC interrupt pending bit to clear. + * This parameter can be the following values: + * @arg DAC_IT_DMAUDR: DMA underrun interrupt mask + * @retval None + */ +void DAC_ClearITPendingBit(uint32_t DAC_Channel, uint32_t DAC_IT) +{ + /* Check the parameters */ + assert_param(IS_DAC_CHANNEL(DAC_Channel)); + assert_param(IS_DAC_IT(DAC_IT)); + + /* Clear the selected DAC interrupt pending bits */ + DAC->SR = (DAC_IT << DAC_Channel); +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/src/stm32f0-stdperiph/stm32f0xx_dbgmcu.c b/system/src/stm32f0-stdperiph/stm32f0xx_dbgmcu.c new file mode 100644 index 0000000..223fdf6 --- /dev/null +++ b/system/src/stm32f0-stdperiph/stm32f0xx_dbgmcu.c @@ -0,0 +1,218 @@ +/** + ****************************************************************************** + * @file stm32f0xx_dbgmcu.c + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file provides firmware functions to manage the following + * functionalities of the Debug MCU (DBGMCU) peripheral: + * + Device and Revision ID management + * + Peripherals Configuration + * @verbatim + * @endverbatim + * + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx_dbgmcu.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @defgroup DBGMCU + * @brief DBGMCU driver modules + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +#define IDCODE_DEVID_MASK ((uint32_t)0x00000FFF) + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** @defgroup DBGMCU_Private_Functions + * @{ + */ + + +/** @defgroup DBGMCU_Group1 Device and Revision ID management functions + * @brief Device and Revision ID management functions + * +@verbatim + ============================================================================== + ##### Device and Revision ID management functions ##### + ============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Returns the device revision identifier. + * @param None + * @retval Device revision identifier + */ +uint32_t DBGMCU_GetREVID(void) +{ + return(DBGMCU->IDCODE >> 16); +} + +/** + * @brief Returns the device identifier. + * @param None + * @retval Device identifier + */ +uint32_t DBGMCU_GetDEVID(void) +{ + return(DBGMCU->IDCODE & IDCODE_DEVID_MASK); +} + +/** + * @} + */ + +/** @defgroup DBGMCU_Group2 Peripherals Configuration functions + * @brief Peripherals Configuration + * +@verbatim + ============================================================================== + ##### Peripherals Configuration functions ##### + ============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Configures low power mode behavior when the MCU is in Debug mode. + * @param DBGMCU_Periph: specifies the low power mode. + * This parameter can be any combination of the following values: + * @arg DBGMCU_STOP: Keep debugger connection during STOP mode + * @arg DBGMCU_STANDBY: Keep debugger connection during STANDBY mode + * @param NewState: new state of the specified low power mode in Debug mode. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_DBGMCU_PERIPH(DBGMCU_Periph)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + DBGMCU->CR |= DBGMCU_Periph; + } + else + { + DBGMCU->CR &= ~DBGMCU_Periph; + } +} + + +/** + * @brief Configures APB1 peripheral behavior when the MCU is in Debug mode. + * @param DBGMCU_Periph: specifies the APB1 peripheral. + * This parameter can be any combination of the following values: + * @arg DBGMCU_TIM2_STOP: TIM2 counter stopped when Core is halted, + * not applicable for STM32F030 devices + * @arg DBGMCU_TIM3_STOP: TIM3 counter stopped when Core is halted + * @arg DBGMCU_TIM6_STOP: TIM6 counter stopped when Core is halted + * @arg DBGMCU_TIM7_STOP: TIM7 counter stopped when Core is halted, + * applicable only for STM32F072 devices + * @arg DBGMCU_TIM14_STOP: TIM14 counter stopped when Core is halted + * @arg DBGMCU_RTC_STOP: RTC Calendar and Wakeup counter stopped + * when Core is halted. + * @arg DBGMCU_WWDG_STOP: Debug WWDG stopped when Core is halted + * @arg DBGMCU_IWDG_STOP: Debug IWDG stopped when Core is halted + * @arg DBGMCU_I2C1_SMBUS_TIMEOUT: I2C1 SMBUS timeout mode stopped + * when Core is halted + * @arg DBGMCU_CAN1_STOP: Debug CAN1 stopped when Core is halted, + * applicable only for STM32F042 and STM32F072 devices + * @param NewState: new state of the specified APB1 peripheral in Debug mode. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void DBGMCU_APB1PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_DBGMCU_APB1PERIPH(DBGMCU_Periph)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + DBGMCU->APB1FZ |= DBGMCU_Periph; + } + else + { + DBGMCU->APB1FZ &= ~DBGMCU_Periph; + } +} + +/** + * @brief Configures APB2 peripheral behavior when the MCU is in Debug mode. + * @param DBGMCU_Periph: specifies the APB2 peripheral. + * This parameter can be any combination of the following values: + * @arg DBGMCU_TIM1_STOP: TIM1 counter stopped when Core is halted + * @arg DBGMCU_TIM15_STOP: TIM15 counter stopped when Core is halted + * @arg DBGMCU_TIM16_STOP: TIM16 counter stopped when Core is halted + * @arg DBGMCU_TIM17_STOP: TIM17 counter stopped when Core is halted + * @param NewState: new state of the specified APB2 peripheral in Debug mode. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void DBGMCU_APB2PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_DBGMCU_APB2PERIPH(DBGMCU_Periph)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + DBGMCU->APB2FZ |= DBGMCU_Periph; + } + else + { + DBGMCU->APB2FZ &= ~DBGMCU_Periph; + } +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/src/stm32f0-stdperiph/stm32f0xx_dma.c b/system/src/stm32f0-stdperiph/stm32f0xx_dma.c new file mode 100644 index 0000000..ef629e7 --- /dev/null +++ b/system/src/stm32f0-stdperiph/stm32f0xx_dma.c @@ -0,0 +1,891 @@ +/** + ****************************************************************************** + * @file stm32f0xx_dma.c + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file provides firmware functions to manage the following + * functionalities of the Direct Memory Access controller (DMA): + * + Initialization and Configuration + * + Data Counter + * + Interrupts and flags management + * + * @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + (#) Enable The DMA controller clock using + RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE) function for DMA1. + (#) Enable and configure the peripheral to be connected to the DMA channel + (except for internal SRAM / FLASH memories: no initialization is necessary). + (#) For a given Channel, program the Source and Destination addresses, + the transfer Direction, the Buffer Size, the Peripheral and Memory + Incrementation mode and Data Size, the Circular or Normal mode, + the channel transfer Priority and the Memory-to-Memory transfer + mode (if needed) using the DMA_Init() function. + (#) Enable the NVIC and the corresponding interrupt(s) using the function + DMA_ITConfig() if you need to use DMA interrupts. + (#) Enable the DMA channel using the DMA_Cmd() function. + (#) Activate the needed channel Request using PPP_DMACmd() function for + any PPP peripheral except internal SRAM and FLASH (ie. SPI, USART ...) + The function allowing this operation is provided in each PPP peripheral + driver (ie. SPI_DMACmd for SPI peripheral). + (#) Optionally, you can configure the number of data to be transferred + when the channel is disabled (ie. after each Transfer Complete event + or when a Transfer Error occurs) using the function DMA_SetCurrDataCounter(). + And you can get the number of remaining data to be transferred using + the function DMA_GetCurrDataCounter() at run time (when the DMA channel is + enabled and running). + (#) To control DMA events you can use one of the following two methods: + (##) Check on DMA channel flags using the function DMA_GetFlagStatus(). + (##) Use DMA interrupts through the function DMA_ITConfig() at initialization + phase and DMA_GetITStatus() function into interrupt routines in + communication phase. + After checking on a flag you should clear it using DMA_ClearFlag() + function. And after checking on an interrupt event you should + clear it using DMA_ClearITPendingBit() function. + @endverbatim + * + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx_dma.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @defgroup DMA + * @brief DMA driver modules + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +#define CCR_CLEAR_MASK ((uint32_t)0xFFFF800F) /* DMA Channel config registers Masks */ +#define FLAG_Mask ((uint32_t)0x10000000) /* DMA2 FLAG mask */ + +/* DMA1 Channelx interrupt pending bit masks */ +#define DMA1_CHANNEL1_IT_MASK ((uint32_t)(DMA_ISR_GIF1 | DMA_ISR_TCIF1 | DMA_ISR_HTIF1 | DMA_ISR_TEIF1)) +#define DMA1_CHANNEL2_IT_MASK ((uint32_t)(DMA_ISR_GIF2 | DMA_ISR_TCIF2 | DMA_ISR_HTIF2 | DMA_ISR_TEIF2)) +#define DMA1_CHANNEL3_IT_MASK ((uint32_t)(DMA_ISR_GIF3 | DMA_ISR_TCIF3 | DMA_ISR_HTIF3 | DMA_ISR_TEIF3)) +#define DMA1_CHANNEL4_IT_MASK ((uint32_t)(DMA_ISR_GIF4 | DMA_ISR_TCIF4 | DMA_ISR_HTIF4 | DMA_ISR_TEIF4)) +#define DMA1_CHANNEL5_IT_MASK ((uint32_t)(DMA_ISR_GIF5 | DMA_ISR_TCIF5 | DMA_ISR_HTIF5 | DMA_ISR_TEIF5)) +#define DMA1_CHANNEL6_IT_MASK ((uint32_t)(DMA_ISR_GIF6 | DMA_ISR_TCIF6 | DMA_ISR_HTIF6 | DMA_ISR_TEIF6)) /*!< Only applicable for STM32F072 and STM32F091 devices */ +#define DMA1_CHANNEL7_IT_MASK ((uint32_t)(DMA_ISR_GIF7 | DMA_ISR_TCIF7 | DMA_ISR_HTIF7 | DMA_ISR_TEIF7)) /*!< Only applicable for STM32F072 and STM32F091 devices */ + +/* DMA2 Channelx interrupt pending bit masks: Only applicable for STM32F091 devices */ +#define DMA2_CHANNEL1_IT_MASK ((uint32_t)(DMA_ISR_GIF1 | DMA_ISR_TCIF1 | DMA_ISR_HTIF1 | DMA_ISR_TEIF1)) +#define DMA2_CHANNEL2_IT_MASK ((uint32_t)(DMA_ISR_GIF2 | DMA_ISR_TCIF2 | DMA_ISR_HTIF2 | DMA_ISR_TEIF2)) +#define DMA2_CHANNEL3_IT_MASK ((uint32_t)(DMA_ISR_GIF3 | DMA_ISR_TCIF3 | DMA_ISR_HTIF3 | DMA_ISR_TEIF3)) +#define DMA2_CHANNEL4_IT_MASK ((uint32_t)(DMA_ISR_GIF4 | DMA_ISR_TCIF4 | DMA_ISR_HTIF4 | DMA_ISR_TEIF4)) +#define DMA2_CHANNEL5_IT_MASK ((uint32_t)(DMA_ISR_GIF5 | DMA_ISR_TCIF5 | DMA_ISR_HTIF5 | DMA_ISR_TEIF5)) + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** @defgroup DMA_Private_Functions + * @{ + */ + +/** @defgroup DMA_Group1 Initialization and Configuration functions + * @brief Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### Initialization and Configuration functions ##### + =============================================================================== + [..] This subsection provides functions allowing to initialize the DMA channel + source and destination addresses, incrementation and data sizes, transfer + direction, buffer size, circular/normal mode selection, memory-to-memory + mode selection and channel priority value. + [..] The DMA_Init() function follows the DMA configuration procedures as described + in reference manual (RM0091). +@endverbatim + * @{ + */ + +/** + * @brief Deinitializes the DMAy Channelx registers to their default reset + * values. + * @param DMAy_Channelx: where y can be 1 to select the DMA and + * x can be 1 to 7 for DMA1 to select the DMA Channel. + * @note Channel 6 and 7 are available only for STM32F072 devices. + * @retval None + */ +void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx) +{ + /* Check the parameters */ + assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx)); + + /* Disable the selected DMAy Channelx */ + DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR_EN); + + /* Reset DMAy Channelx control register */ + DMAy_Channelx->CCR = 0; + + /* Reset DMAy Channelx remaining bytes register */ + DMAy_Channelx->CNDTR = 0; + + /* Reset DMAy Channelx peripheral address register */ + DMAy_Channelx->CPAR = 0; + + /* Reset DMAy Channelx memory address register */ + DMAy_Channelx->CMAR = 0; + + if (DMAy_Channelx == DMA1_Channel1) + { + /* Reset interrupt pending bits for DMA1 Channel1 */ + DMA1->IFCR |= DMA1_CHANNEL1_IT_MASK; + } + else if (DMAy_Channelx == DMA1_Channel2) + { + /* Reset interrupt pending bits for DMA1 Channel2 */ + DMA1->IFCR |= DMA1_CHANNEL2_IT_MASK; + } + else if (DMAy_Channelx == DMA1_Channel3) + { + /* Reset interrupt pending bits for DMA1 Channel3 */ + DMA1->IFCR |= DMA1_CHANNEL3_IT_MASK; + } + else if (DMAy_Channelx == DMA1_Channel4) + { + /* Reset interrupt pending bits for DMA1 Channel4 */ + DMA1->IFCR |= DMA1_CHANNEL4_IT_MASK; + } + else if (DMAy_Channelx == DMA1_Channel5) + { + /* Reset interrupt pending bits for DMA1 Channel5 */ + DMA1->IFCR |= DMA1_CHANNEL5_IT_MASK; + } + else if (DMAy_Channelx == DMA1_Channel6) + { + /* Reset interrupt pending bits for DMA1 Channel6 */ + DMA1->IFCR |= DMA1_CHANNEL6_IT_MASK; + } + else if (DMAy_Channelx == DMA1_Channel7) + { + /* Reset interrupt pending bits for DMA1 Channel7 */ + DMA1->IFCR |= DMA1_CHANNEL7_IT_MASK; + } + else if (DMAy_Channelx == DMA2_Channel1) + { + /* Reset interrupt pending bits for DMA2 Channel1 */ + DMA2->IFCR |= DMA2_CHANNEL1_IT_MASK; + } + else if (DMAy_Channelx == DMA2_Channel2) + { + /* Reset interrupt pending bits for DMA2 Channel2 */ + DMA2->IFCR |= DMA2_CHANNEL2_IT_MASK; + } + else if (DMAy_Channelx == DMA2_Channel3) + { + /* Reset interrupt pending bits for DMA2 Channel3 */ + DMA2->IFCR |= DMA2_CHANNEL3_IT_MASK; + } + else if (DMAy_Channelx == DMA2_Channel4) + { + /* Reset interrupt pending bits for DMA2 Channel4 */ + DMA2->IFCR |= DMA2_CHANNEL4_IT_MASK; + } + else + { + if (DMAy_Channelx == DMA2_Channel5) + { + /* Reset interrupt pending bits for DMA2 Channel5 */ + DMA2->IFCR |= DMA2_CHANNEL5_IT_MASK; + } + } +} + +/** + * @brief Initializes the DMAy Channelx according to the specified parameters + * in the DMA_InitStruct. + * @param DMAy_Channelx: where y can be 1 to select the DMA and x can be 1 to 7 + * for DMA1 to select the DMA Channel and 1 to 5 for DMA2 to select the DMA Channel. + * @note DMA1 Channel 6 and 7 are available only for STM32F072 and STM32F091 devices. + * @note DMA2 Channel 1 to 5 are available only for STM32F091 devices. + * @param DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @retval None + */ +void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct) +{ + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx)); + assert_param(IS_DMA_DIR(DMA_InitStruct->DMA_DIR)); + assert_param(IS_DMA_BUFFER_SIZE(DMA_InitStruct->DMA_BufferSize)); + assert_param(IS_DMA_PERIPHERAL_INC_STATE(DMA_InitStruct->DMA_PeripheralInc)); + assert_param(IS_DMA_MEMORY_INC_STATE(DMA_InitStruct->DMA_MemoryInc)); + assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(DMA_InitStruct->DMA_PeripheralDataSize)); + assert_param(IS_DMA_MEMORY_DATA_SIZE(DMA_InitStruct->DMA_MemoryDataSize)); + assert_param(IS_DMA_MODE(DMA_InitStruct->DMA_Mode)); + assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority)); + assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M)); + +/*--------------------------- DMAy Channelx CCR Configuration ----------------*/ + /* Get the DMAy_Channelx CCR value */ + tmpreg = DMAy_Channelx->CCR; + + /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */ + tmpreg &= CCR_CLEAR_MASK; + + /* Configure DMAy Channelx: data transfer, data size, priority level and mode */ + /* Set DIR bit according to DMA_DIR value */ + /* Set CIRC bit according to DMA_Mode value */ + /* Set PINC bit according to DMA_PeripheralInc value */ + /* Set MINC bit according to DMA_MemoryInc value */ + /* Set PSIZE bits according to DMA_PeripheralDataSize value */ + /* Set MSIZE bits according to DMA_MemoryDataSize value */ + /* Set PL bits according to DMA_Priority value */ + /* Set the MEM2MEM bit according to DMA_M2M value */ + tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode | + DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc | + DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize | + DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M; + + /* Write to DMAy Channelx CCR */ + DMAy_Channelx->CCR = tmpreg; + +/*--------------------------- DMAy Channelx CNDTR Configuration --------------*/ + /* Write to DMAy Channelx CNDTR */ + DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize; + +/*--------------------------- DMAy Channelx CPAR Configuration ---------------*/ + /* Write to DMAy Channelx CPAR */ + DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr; + +/*--------------------------- DMAy Channelx CMAR Configuration ---------------*/ + /* Write to DMAy Channelx CMAR */ + DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr; +} + +/** + * @brief Fills each DMA_InitStruct member with its default value. + * @param DMA_InitStruct: pointer to a DMA_InitTypeDef structure which will + * be initialized. + * @retval None + */ +void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct) +{ +/*-------------- Reset DMA init structure parameters values ------------------*/ + /* Initialize the DMA_PeripheralBaseAddr member */ + DMA_InitStruct->DMA_PeripheralBaseAddr = 0; + /* Initialize the DMA_MemoryBaseAddr member */ + DMA_InitStruct->DMA_MemoryBaseAddr = 0; + /* Initialize the DMA_DIR member */ + DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralSRC; + /* Initialize the DMA_BufferSize member */ + DMA_InitStruct->DMA_BufferSize = 0; + /* Initialize the DMA_PeripheralInc member */ + DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable; + /* Initialize the DMA_MemoryInc member */ + DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable; + /* Initialize the DMA_PeripheralDataSize member */ + DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte; + /* Initialize the DMA_MemoryDataSize member */ + DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte; + /* Initialize the DMA_Mode member */ + DMA_InitStruct->DMA_Mode = DMA_Mode_Normal; + /* Initialize the DMA_Priority member */ + DMA_InitStruct->DMA_Priority = DMA_Priority_Low; + /* Initialize the DMA_M2M member */ + DMA_InitStruct->DMA_M2M = DMA_M2M_Disable; +} + +/** + * @brief Enables or disables the specified DMAy Channelx. + * @param DMAy_Channelx: where y can be 1 to select the DMA and x can be 1 to 7 + * for DMA1 to select the DMA Channel and 1 to 5 for DMA2 to select the DMA Channel. + * @note DMA1 Channel 6 and 7 are available only for STM32F072 and STM32F091 devices. + * @note DMA2 Channel 1 to 5 are available only for STM32F091 devices. + * @param NewState: new state of the DMAy Channelx. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the selected DMAy Channelx */ + DMAy_Channelx->CCR |= DMA_CCR_EN; + } + else + { + /* Disable the selected DMAy Channelx */ + DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR_EN); + } +} + +/** + * @brief Configure the DMAx channels remapping. + * @param DMAy: where x can be 1 or 2 to select the DMA peripheral. + * @param DMAy_CHx_RemapRequest: where y can be 1 or 2 to select the DMA and x can be 1 to 7 + * for DMA1 to select the DMA1 Channel and can be 1 to 5 for DMA2 to select the DMA2 Channel. + * @note This function is available only for STM32F091 devices. + * @retval None + */ +void DMA_RemapConfig(DMA_TypeDef* DMAy, uint32_t DMAx_CHy_RemapRequest) +{ + assert_param(IS_DMA_ALL_LIST(DMAy)); + + if (DMAy == DMA1) + { + assert_param(IS_DMA1_REMAP(DMAx_CHy_RemapRequest)); + } + else + { + assert_param(IS_DMA2_REMAP(DMAx_CHy_RemapRequest)); + } + + DMAy->RMPCR &= ~((uint32_t)0x0F << (uint32_t)((DMAx_CHy_RemapRequest >> 28) * 4)); + DMAy->RMPCR |= (uint32_t)(DMAx_CHy_RemapRequest & 0x0FFFFFFF); +} + +/** + * @} + */ + +/** @defgroup DMA_Group2 Data Counter functions + * @brief Data Counter functions + * +@verbatim + =============================================================================== + ##### Data Counter functions ##### + =============================================================================== + [..] This subsection provides function allowing to configure and read the buffer + size (number of data to be transferred).The DMA data counter can be written + only when the DMA channel is disabled (ie. after transfer complete event). + [..] The following function can be used to write the Channel data counter value: + (+) void DMA_SetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx, uint16_t + DataNumber). + -@- It is advised to use this function rather than DMA_Init() in situations + where only the Data buffer needs to be reloaded. + [..] The DMA data counter can be read to indicate the number of remaining transfers + for the relative DMA channel. This counter is decremented at the end of each + data transfer and when the transfer is complete: + (+) If Normal mode is selected: the counter is set to 0. + (+) If Circular mode is selected: the counter is reloaded with the initial + value(configured before enabling the DMA channel). + [..] The following function can be used to read the Channel data counter value: + (+) uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx). + +@endverbatim + * @{ + */ + +/** + * @brief Sets the number of data units in the current DMAy Channelx transfer. + * @param DMAy_Channelx: where y can be 1 to select the DMA and x can be 1 to 7 + * for DMA1 to select the DMA Channel and 1 to 5 for DMA2 to select the DMA Channel. + * @note DMA1 Channel 6 and 7 are available only for STM32F072 and STM32F091 devices. + * @note DMA2 Channel 1 to 5 are available only for STM32F091 devices. + * @param DataNumber: The number of data units in the current DMAy Channelx + * transfer. + * @note This function can only be used when the DMAy_Channelx is disabled. + * @retval None. + */ +void DMA_SetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx, uint16_t DataNumber) +{ + /* Check the parameters */ + assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx)); + +/*--------------------------- DMAy Channelx CNDTR Configuration --------------*/ + /* Write to DMAy Channelx CNDTR */ + DMAy_Channelx->CNDTR = DataNumber; +} + +/** + * @brief Returns the number of remaining data units in the current + * DMAy Channelx transfer. + * @param DMAy_Channelx: where y can be 1 to select the DMA and x can be 1 to 7 + * for DMA1 to select the DMA Channel and 1 to 5 for DMA2 to select the DMA Channel. + * @note DMA1 Channel 6 and 7 are available only for STM32F072 and STM32F091 devices. + * @note DMA2 Channel 1 to 5 are available only for STM32F091 devices. + * @retval The number of remaining data units in the current DMAy Channelx + * transfer. + */ +uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx) +{ + /* Check the parameters */ + assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx)); + /* Return the number of remaining data units for DMAy Channelx */ + return ((uint16_t)(DMAy_Channelx->CNDTR)); +} + +/** + * @} + */ + +/** @defgroup DMA_Group3 Interrupts and flags management functions + * @brief Interrupts and flags management functions + * +@verbatim + =============================================================================== + ##### Interrupts and flags management functions ##### + =============================================================================== + [..] This subsection provides functions allowing to configure the DMA Interrupts + sources and check or clear the flags or pending bits status. + The user should identify which mode will be used in his application to manage + the DMA controller events: Polling mode or Interrupt mode. + *** Polling Mode *** + ==================== + [..] Each DMA channel can be managed through 4 event Flags:(y : DMA Controller + number x : DMA channel number ). + (#) DMAy_FLAG_TCx : to indicate that a Transfer Complete event occurred. + (#) DMAy_FLAG_HTx : to indicate that a Half-Transfer Complete event occurred. + (#) DMAy_FLAG_TEx : to indicate that a Transfer Error occurred. + (#) DMAy_FLAG_GLx : to indicate that at least one of the events described + above occurred. + -@- Clearing DMAy_FLAG_GLx results in clearing all other pending flags of the + same channel (DMAy_FLAG_TCx, DMAy_FLAG_HTx and DMAy_FLAG_TEx). + [..]In this Mode it is advised to use the following functions: + (+) FlagStatus DMA_GetFlagStatus(uint32_t DMA_FLAG); + (+) void DMA_ClearFlag(uint32_t DMA_FLAG); + + *** Interrupt Mode *** + ====================== + [..] Each DMA channel can be managed through 4 Interrupts: + (+) Interrupt Source + (##) DMA_IT_TC: specifies the interrupt source for the Transfer Complete + event. + (##) DMA_IT_HT : specifies the interrupt source for the Half-transfer Complete + event. + (##) DMA_IT_TE : specifies the interrupt source for the transfer errors event. + (##) DMA_IT_GL : to indicate that at least one of the interrupts described + above occurred. + -@@- Clearing DMA_IT_GL interrupt results in clearing all other interrupts of + the same channel (DMA_IT_TCx, DMA_IT_HT and DMA_IT_TE). + [..]In this Mode it is advised to use the following functions: + (+) void DMA_ITConfig(DMA_Channel_TypeDef* DMAy_Channelx, uint32_t DMA_IT, + FunctionalState NewState); + (+) ITStatus DMA_GetITStatus(uint32_t DMA_IT); + (+) void DMA_ClearITPendingBit(uint32_t DMA_IT); + +@endverbatim + * @{ + */ + +/** + * @brief Enables or disables the specified DMAy Channelx interrupts. + * @param DMAy_Channelx: where y can be 1 to select the DMA and x can be 1 to 7 + * for DMA1 to select the DMA Channel and 1 to 5 for DMA2 to select the DMA Channel. + * @note DMA1 Channel 6 and 7 are available only for STM32F072 and STM32F091 devices. + * @note DMA2 Channel 1 to 5 are available only for STM32F091 devices. + * @param DMA_IT: specifies the DMA interrupts sources to be enabled + * or disabled. + * This parameter can be any combination of the following values: + * @arg DMA_IT_TC: Transfer complete interrupt mask + * @arg DMA_IT_HT: Half transfer interrupt mask + * @arg DMA_IT_TE: Transfer error interrupt mask + * @param NewState: new state of the specified DMA interrupts. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void DMA_ITConfig(DMA_Channel_TypeDef* DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx)); + assert_param(IS_DMA_CONFIG_IT(DMA_IT)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the selected DMA interrupts */ + DMAy_Channelx->CCR |= DMA_IT; + } + else + { + /* Disable the selected DMA interrupts */ + DMAy_Channelx->CCR &= ~DMA_IT; + } +} + +/** + * @brief Checks whether the specified DMAy Channelx flag is set or not. + * @param DMA_FLAG: specifies the flag to check. + * This parameter can be one of the following values: + * @arg DMA1_FLAG_GL1: DMA1 Channel1 global flag. + * @arg DMA1_FLAG_TC1: DMA1 Channel1 transfer complete flag. + * @arg DMA1_FLAG_HT1: DMA1 Channel1 half transfer flag. + * @arg DMA1_FLAG_TE1: DMA1 Channel1 transfer error flag. + * @arg DMA1_FLAG_GL2: DMA1 Channel2 global flag. + * @arg DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag. + * @arg DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag. + * @arg DMA1_FLAG_TE2: DMA1 Channel2 transfer error flag. + * @arg DMA1_FLAG_GL3: DMA1 Channel3 global flag. + * @arg DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag. + * @arg DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag. + * @arg DMA1_FLAG_TE3: DMA1 Channel3 transfer error flag. + * @arg DMA1_FLAG_GL4: DMA1 Channel4 global flag. + * @arg DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag. + * @arg DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag. + * @arg DMA1_FLAG_TE4: DMA1 Channel4 transfer error flag. + * @arg DMA1_FLAG_GL5: DMA1 Channel5 global flag. + * @arg DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag. + * @arg DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag. + * @arg DMA1_FLAG_TE5: DMA1 Channel5 transfer error flag. + * @arg DMA1_FLAG_GL6: DMA1 Channel6 global flag, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA1_FLAG_TE6: DMA1 Channel6 transfer error flag, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA1_FLAG_GL7: DMA1 Channel7 global flag, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA1_FLAG_TE7: DMA1 Channel7 transfer error flag, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA2_FLAG_GL1: DMA2 Channel1 global flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_TC1: DMA2 Channel1 transfer complete flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_HT1: DMA2 Channel1 half transfer flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_TE1: DMA2 Channel1 transfer error flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_GL2: DMA2 Channel2 global flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_TC2: DMA2 Channel2 transfer complete flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_HT2: DMA2 Channel2 half transfer flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_TE2: DMA2 Channel2 transfer error flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_GL3: DMA2 Channel3 global flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_TC3: DMA2 Channel3 transfer complete flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_HT3: DMA2 Channel3 half transfer flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_TE3: DMA2 Channel3 transfer error flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_GL4: DMA2 Channel4 global flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_TC4: DMA2 Channel4 transfer complete flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_HT4: DMA2 Channel4 half transfer flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_TE4: DMA2 Channel4 transfer error flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_GL5: DMA2 Channel5 global flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_TC5: DMA2 Channel5 transfer complete flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag, applicable only for STM32FO91 devices. + * @note The Global flag (DMAy_FLAG_GLx) is set whenever any of the other flags + * relative to the same channel is set (Transfer Complete, Half-transfer + * Complete or Transfer Error flags: DMAy_FLAG_TCx, DMAy_FLAG_HTx or + * DMAy_FLAG_TEx). + * + * @retval The new state of DMA_FLAG (SET or RESET). + */ +FlagStatus DMA_GetFlagStatus(uint32_t DMAy_FLAG) +{ + FlagStatus bitstatus = RESET; + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_DMA_GET_FLAG(DMAy_FLAG)); + + /* Calculate the used DMAy */ + if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET) + { + /* Get DMA2 ISR register value */ + tmpreg = DMA2->ISR ; + } + else + { + /* Get DMA1 ISR register value */ + tmpreg = DMA1->ISR ; + } + + /* Check the status of the specified DMAy flag */ + if ((tmpreg & DMAy_FLAG) != (uint32_t)RESET) + { + /* DMAy_FLAG is set */ + bitstatus = SET; + } + else + { + /* DMAy_FLAG is reset */ + bitstatus = RESET; + } + + /* Return the DMAy_FLAG status */ + return bitstatus; +} + +/** + * @brief Clears the DMAy Channelx's pending flags. + * @param DMA_FLAG: specifies the flag to clear. + * This parameter can be any combination (for the same DMA) of the following values: + * @arg DMA1_FLAG_GL1: DMA1 Channel1 global flag. + * @arg DMA1_FLAG_TC1: DMA1 Channel1 transfer complete flag. + * @arg DMA1_FLAG_HT1: DMA1 Channel1 half transfer flag. + * @arg DMA1_FLAG_TE1: DMA1 Channel1 transfer error flag. + * @arg DMA1_FLAG_GL2: DMA1 Channel2 global flag. + * @arg DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag. + * @arg DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag. + * @arg DMA1_FLAG_TE2: DMA1 Channel2 transfer error flag. + * @arg DMA1_FLAG_GL3: DMA1 Channel3 global flag. + * @arg DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag. + * @arg DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag. + * @arg DMA1_FLAG_TE3: DMA1 Channel3 transfer error flag. + * @arg DMA1_FLAG_GL4: DMA1 Channel4 global flag. + * @arg DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag. + * @arg DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag. + * @arg DMA1_FLAG_TE4: DMA1 Channel4 transfer error flag. + * @arg DMA1_FLAG_GL5: DMA1 Channel5 global flag. + * @arg DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag. + * @arg DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag. + * @arg DMA1_FLAG_TE5: DMA1 Channel5 transfer error flag. + * @arg DMA1_FLAG_GL6: DMA1 Channel6 global flag, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA1_FLAG_TE6: DMA1 Channel6 transfer error flag, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA1_FLAG_GL7: DMA1 Channel7 global flag, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA1_FLAG_TE7: DMA1 Channel7 transfer error flag, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA2_FLAG_GL1: DMA2 Channel1 global flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_TC1: DMA2 Channel1 transfer complete flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_HT1: DMA2 Channel1 half transfer flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_TE1: DMA2 Channel1 transfer error flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_GL2: DMA2 Channel2 global flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_TC2: DMA2 Channel2 transfer complete flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_HT2: DMA2 Channel2 half transfer flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_TE2: DMA2 Channel2 transfer error flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_GL3: DMA2 Channel3 global flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_TC3: DMA2 Channel3 transfer complete flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_HT3: DMA2 Channel3 half transfer flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_TE3: DMA2 Channel3 transfer error flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_GL4: DMA2 Channel4 global flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_TC4: DMA2 Channel4 transfer complete flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_HT4: DMA2 Channel4 half transfer flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_TE4: DMA2 Channel4 transfer error flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_GL5: DMA2 Channel5 global flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_TC5: DMA2 Channel5 transfer complete flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag, applicable only for STM32FO91 devices. + * @arg DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag, applicable only for STM32FO91 devices. + * + * @note Clearing the Global flag (DMAy_FLAG_GLx) results in clearing all other flags + * relative to the same channel (Transfer Complete, Half-transfer Complete and + * Transfer Error flags: DMAy_FLAG_TCx, DMAy_FLAG_HTx and DMAy_FLAG_TEx). + * + * @retval None + */ +void DMA_ClearFlag(uint32_t DMAy_FLAG) +{ + /* Check the parameters */ + assert_param(IS_DMA_CLEAR_FLAG(DMAy_FLAG)); + +/* Calculate the used DMAy */ + if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET) + { + /* Clear the selected DMAy flags */ + DMA2->IFCR = DMAy_FLAG; + } + else + { + /* Clear the selected DMAy flags */ + DMA1->IFCR = DMAy_FLAG; + } +} + +/** + * @brief Checks whether the specified DMAy Channelx interrupt has occurred or not. + * @param DMA_IT: specifies the DMA interrupt source to check. + * This parameter can be one of the following values: + * @arg DMA1_IT_GL1: DMA1 Channel1 global interrupt. + * @arg DMA1_IT_TC1: DMA1 Channel1 transfer complete interrupt. + * @arg DMA1_IT_HT1: DMA1 Channel1 half transfer interrupt. + * @arg DMA1_IT_TE1: DMA1 Channel1 transfer error interrupt. + * @arg DMA1_IT_GL2: DMA1 Channel2 global interrupt. + * @arg DMA1_IT_TC2: DMA1 Channel2 transfer complete interrupt. + * @arg DMA1_IT_HT2: DMA1 Channel2 half transfer interrupt. + * @arg DMA1_IT_TE2: DMA1 Channel2 transfer error interrupt. + * @arg DMA1_IT_GL3: DMA1 Channel3 global interrupt. + * @arg DMA1_IT_TC3: DMA1 Channel3 transfer complete interrupt. + * @arg DMA1_IT_HT3: DMA1 Channel3 half transfer interrupt. + * @arg DMA1_IT_TE3: DMA1 Channel3 transfer error interrupt. + * @arg DMA1_IT_GL4: DMA1 Channel4 global interrupt. + * @arg DMA1_IT_TC4: DMA1 Channel4 transfer complete interrupt. + * @arg DMA1_IT_HT4: DMA1 Channel4 half transfer interrupt. + * @arg DMA1_IT_TE4: DMA1 Channel4 transfer error interrupt. + * @arg DMA1_IT_GL5: DMA1 Channel5 global interrupt. + * @arg DMA1_IT_TC5: DMA1 Channel5 transfer complete interrupt. + * @arg DMA1_IT_HT5: DMA1 Channel5 half transfer interrupt. + * @arg DMA1_IT_TE5: DMA1 Channel5 transfer error interrupt. + * @arg DMA1_IT_GL6: DMA1 Channel6 global interrupt, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA1_IT_TC6: DMA1 Channel6 transfer complete interrupt, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA1_IT_HT6: DMA1 Channel6 half transfer interrupt, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA1_IT_TE6: DMA1 Channel6 transfer error interrupt, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA1_IT_GL7: DMA1 Channel7 global interrupt, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA1_IT_TC7: DMA1 Channel7 transfer complete interrupt, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA1_IT_HT7: DMA1 Channel7 half transfer interrupt, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA1_IT_TE7: DMA1 Channel7 transfer error interrupt, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA2_IT_GL1: DMA2 Channel1 global interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_TC1: DMA2 Channel1 transfer complete interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_HT1: DMA2 Channel1 half transfer interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_TE1: DMA2 Channel1 transfer error interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_GL2: DMA2 Channel2 global interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_TC2: DMA2 Channel2 transfer complete interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_HT2: DMA2 Channel2 half transfer interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_TE2: DMA2 Channel2 transfer error interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_GL3: DMA2 Channel3 global interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_TC3: DMA2 Channel3 transfer complete interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_HT3: DMA2 Channel3 half transfer interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_TE3: DMA2 Channel3 transfer error interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_GL4: DMA2 Channel4 global interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_TC4: DMA2 Channel4 transfer complete interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_HT4: DMA2 Channel4 half transfer interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_TE4: DMA2 Channel4 transfer error interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_GL5: DMA2 Channel5 global interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_TC5: DMA2 Channel5 transfer complete interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt, applicable only for STM32FO91 devices. + * @note The Global interrupt (DMAy_FLAG_GLx) is set whenever any of the other + * interrupts relative to the same channel is set (Transfer Complete, + * Half-transfer Complete or Transfer Error interrupts: DMAy_IT_TCx, + * DMAy_IT_HTx or DMAy_IT_TEx). + * + * @retval The new state of DMA_IT (SET or RESET). + */ +ITStatus DMA_GetITStatus(uint32_t DMAy_IT) +{ + ITStatus bitstatus = RESET; + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_DMA_GET_IT(DMAy_IT)); + + /* Calculate the used DMA */ + if ((DMAy_IT & FLAG_Mask) != (uint32_t)RESET) + { + /* Get DMA2 ISR register value */ + tmpreg = DMA2->ISR; + } + else + { + /* Get DMA1 ISR register value */ + tmpreg = DMA1->ISR; + } + + /* Check the status of the specified DMAy interrupt */ + if ((tmpreg & DMAy_IT) != (uint32_t)RESET) + { + /* DMAy_IT is set */ + bitstatus = SET; + } + else + { + /* DMAy_IT is reset */ + bitstatus = RESET; + } + /* Return the DMAy_IT status */ + return bitstatus; +} + +/** + * @brief Clears the DMAy Channelx's interrupt pending bits. + * @param DMA_IT: specifies the DMA interrupt pending bit to clear. + * This parameter can be any combination (for the same DMA) of the following values: + * @arg DMA1_IT_GL1: DMA1 Channel1 global interrupt. + * @arg DMA1_IT_TC1: DMA1 Channel1 transfer complete interrupt. + * @arg DMA1_IT_HT1: DMA1 Channel1 half transfer interrupt. + * @arg DMA1_IT_TE1: DMA1 Channel1 transfer error interrupt. + * @arg DMA1_IT_GL2: DMA1 Channel2 global interrupt. + * @arg DMA1_IT_TC2: DMA1 Channel2 transfer complete interrupt. + * @arg DMA1_IT_HT2: DMA1 Channel2 half transfer interrupt. + * @arg DMA1_IT_TE2: DMA1 Channel2 transfer error interrupt. + * @arg DMA1_IT_GL3: DMA1 Channel3 global interrupt. + * @arg DMA1_IT_TC3: DMA1 Channel3 transfer complete interrupt. + * @arg DMA1_IT_HT3: DMA1 Channel3 half transfer interrupt. + * @arg DMA1_IT_TE3: DMA1 Channel3 transfer error interrupt. + * @arg DMA1_IT_GL4: DMA1 Channel4 global interrupt. + * @arg DMA1_IT_TC4: DMA1 Channel4 transfer complete interrupt. + * @arg DMA1_IT_HT4: DMA1 Channel4 half transfer interrupt. + * @arg DMA1_IT_TE4: DMA1 Channel4 transfer error interrupt. + * @arg DMA1_IT_GL5: DMA1 Channel5 global interrupt. + * @arg DMA1_IT_TC5: DMA1 Channel5 transfer complete interrupt. + * @arg DMA1_IT_HT5: DMA1 Channel5 half transfer interrupt. + * @arg DMA1_IT_TE5: DMA1 Channel5 transfer error interrupt. + * @arg DMA1_IT_GL6: DMA1 Channel6 global interrupt, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA1_IT_TC6: DMA1 Channel6 transfer complete interrupt, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA1_IT_HT6: DMA1 Channel6 half transfer interrupt, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA1_IT_TE6: DMA1 Channel6 transfer error interrupt, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA1_IT_GL7: DMA1 Channel7 global interrupt, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA1_IT_TC7: DMA1 Channel7 transfer complete interrupt, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA1_IT_HT7: DMA1 Channel7 half transfer interrupt, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA1_IT_TE7: DMA1 Channel7 transfer error interrupt, applicable only for STM32F072 and STM32FO91 devices. + * @arg DMA2_IT_GL1: DMA2 Channel1 global interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_TC1: DMA2 Channel1 transfer complete interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_HT1: DMA2 Channel1 half transfer interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_TE1: DMA2 Channel1 transfer error interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_GL2: DMA2 Channel2 global interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_TC2: DMA2 Channel2 transfer complete interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_HT2: DMA2 Channel2 half transfer interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_TE2: DMA2 Channel2 transfer error interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_GL3: DMA2 Channel3 global interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_TC3: DMA2 Channel3 transfer complete interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_HT3: DMA2 Channel3 half transfer interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_TE3: DMA2 Channel3 transfer error interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_GL4: DMA2 Channel4 global interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_TC4: DMA2 Channel4 transfer complete interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_HT4: DMA2 Channel4 half transfer interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_TE4: DMA2 Channel4 transfer error interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_GL5: DMA2 Channel5 global interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_TC5: DMA2 Channel5 transfer complete interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt, applicable only for STM32FO91 devices. + * @arg DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt, applicable only for STM32FO91 devices. + * + * @note Clearing the Global interrupt (DMAy_IT_GLx) results in clearing all other + * interrupts relative to the same channel (Transfer Complete, Half-transfer + * Complete and Transfer Error interrupts: DMAy_IT_TCx, DMAy_IT_HTx and + * DMAy_IT_TEx). + * + * @retval None + */ +void DMA_ClearITPendingBit(uint32_t DMAy_IT) +{ + /* Check the parameters */ + assert_param(IS_DMA_CLEAR_IT(DMAy_IT)); + + /* Calculate the used DMAy */ + if ((DMAy_IT & FLAG_Mask) != (uint32_t)RESET) + { + /* Clear the selected DMAy interrupt pending bits */ + DMA2->IFCR = DMAy_IT; + } + else + { + /* Clear the selected DMAy interrupt pending bits */ + DMA1->IFCR = DMAy_IT; + } +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/src/stm32f0-stdperiph/stm32f0xx_exti.c b/system/src/stm32f0-stdperiph/stm32f0xx_exti.c new file mode 100644 index 0000000..16f2ea3 --- /dev/null +++ b/system/src/stm32f0-stdperiph/stm32f0xx_exti.c @@ -0,0 +1,314 @@ +/** + ****************************************************************************** + * @file stm32f0xx_exti.c + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file provides firmware functions to manage the following + * functionalities of the EXTI peripheral: + * + Initialization and Configuration + * + Interrupts and flags management + * + * @verbatim + ============================================================================== + ##### EXTI features ##### + ============================================================================== + [..] External interrupt/event lines are mapped as following: + (#) All available GPIO pins are connected to the 16 external + interrupt/event lines from EXTI0 to EXTI15. + (#) EXTI line 16 is connected to the PVD output, not applicable for STM32F030 devices. + (#) EXTI line 17 is connected to the RTC Alarm event. + (#) EXTI line 18 is connected to the RTC Alarm event, applicable only for STM32F072 devices. + (#) EXTI line 19 is connected to the RTC Tamper and TimeStamp events. + (#) EXTI line 20 is connected to the RTC wakeup event, applicable only for STM32F072 devices. + (#) EXTI line 21 is connected to the Comparator 1 wakeup event, applicable only for STM32F051 and STM32F072 devices. + (#) EXTI line 22 is connected to the Comparator 2 wakeup event, applicable only for STM32F051 and STM32F072 devices. + (#) EXTI line 23 is connected to the I2C1 wakeup event, not applicable for STM32F030 devices. + (#) EXTI line 25 is connected to the USART1 wakeup event, not applicable for STM32F030 devices. + (#) EXTI line 26 is connected to the USART2 wakeup event, applicable only for STM32F072 devices. + (#) EXTI line 27 is connected to the CEC wakeup event, applicable only for STM32F051 and STM32F072 devices. + (#) EXTI line 31 is connected to the VDD USB monitor event, applicable only for STM32F072 devices. + + ##### How to use this driver ##### + ============================================================================== + [..] In order to use an I/O pin as an external interrupt source, follow + steps below: + (#) Configure the I/O in input mode using GPIO_Init() + (#) Select the input source pin for the EXTI line using + SYSCFG_EXTILineConfig(). + (#) Select the mode(interrupt, event) and configure the trigger selection + (Rising, falling or both) using EXTI_Init(). For the internal interrupt, + the trigger selection is not needed( the active edge is always the rising one). + (#) Configure NVIC IRQ channel mapped to the EXTI line using NVIC_Init(). + (#) Optionally, you can generate a software interrupt using the function EXTI_GenerateSWInterrupt(). + [..] + (@) SYSCFG APB clock must be enabled to get write access to SYSCFG_EXTICRx + registers using RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE); + @endverbatim + * + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx_exti.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @defgroup EXTI + * @brief EXTI driver modules + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +#define EXTI_LINENONE ((uint32_t)0x00000) /* No interrupt selected */ + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** @defgroup EXTI_Private_Functions + * @{ + */ + +/** @defgroup EXTI_Group1 Initialization and Configuration functions + * @brief Initialization and Configuration functions + * +@verbatim + ============================================================================== + ##### Initialization and Configuration functions ##### + ============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Deinitializes the EXTI peripheral registers to their default reset + * values. + * @param None + * @retval None + */ +void EXTI_DeInit(void) +{ + EXTI->IMR = 0x0F940000; + EXTI->EMR = 0x00000000; + EXTI->RTSR = 0x00000000; + EXTI->FTSR = 0x00000000; + EXTI->PR = 0x006BFFFF; +} + +/** + * @brief Initializes the EXTI peripheral according to the specified + * parameters in the EXTI_InitStruct. + * @param EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure that + * contains the configuration information for the EXTI peripheral. + * @retval None + */ +void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct) +{ + uint32_t tmp = 0; + + /* Check the parameters */ + assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode)); + assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger)); + assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line)); + assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd)); + + tmp = (uint32_t)EXTI_BASE; + + if (EXTI_InitStruct->EXTI_LineCmd != DISABLE) + { + /* Clear EXTI line configuration */ + EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line; + EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line; + + tmp += EXTI_InitStruct->EXTI_Mode; + + *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line; + + /* Clear Rising Falling edge configuration */ + EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line; + EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line; + + /* Select the trigger for the selected interrupts */ + if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling) + { + /* Rising Falling edge */ + EXTI->RTSR |= EXTI_InitStruct->EXTI_Line; + EXTI->FTSR |= EXTI_InitStruct->EXTI_Line; + } + else + { + tmp = (uint32_t)EXTI_BASE; + tmp += EXTI_InitStruct->EXTI_Trigger; + + *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line; + } + } + else + { + tmp += EXTI_InitStruct->EXTI_Mode; + + /* Disable the selected external lines */ + *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line; + } +} + +/** + * @brief Fills each EXTI_InitStruct member with its reset value. + * @param EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure which will + * be initialized. + * @retval None + */ +void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct) +{ + EXTI_InitStruct->EXTI_Line = EXTI_LINENONE; + EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt; + EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling; + EXTI_InitStruct->EXTI_LineCmd = DISABLE; +} + +/** + * @brief Generates a Software interrupt on selected EXTI line. + * @param EXTI_Line: specifies the EXTI line on which the software interrupt + * will be generated. + * This parameter can be any combination of EXTI_Linex where x can be (0..27). + * @retval None + */ +void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line) +{ + /* Check the parameters */ + assert_param(IS_EXTI_LINE(EXTI_Line)); + + EXTI->SWIER |= EXTI_Line; +} + +/** + * @} + */ + +/** @defgroup EXTI_Group2 Interrupts and flags management functions + * @brief Interrupts and flags management functions + * +@verbatim + ============================================================================== + ##### Interrupts and flags management functions ##### + ============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Checks whether the specified EXTI line flag is set or not. + * @param EXTI_Line: specifies the EXTI line flag to check. + * This parameter can be EXTI_Linex where x can be (0..27). + * @retval The new state of EXTI_Line (SET or RESET). + */ +FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line) +{ + FlagStatus bitstatus = RESET; + /* Check the parameters */ + assert_param(IS_GET_EXTI_LINE(EXTI_Line)); + + if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET) + { + bitstatus = SET; + } + else + { + bitstatus = RESET; + } + return bitstatus; +} + +/** + * @brief Clears the EXTI's line pending flags. + * @param EXTI_Line: specifies the EXTI lines flags to clear. + * This parameter can be any combination of EXTI_Linex where x can be (0..27). + * @retval None + */ +void EXTI_ClearFlag(uint32_t EXTI_Line) +{ + /* Check the parameters */ + assert_param(IS_EXTI_LINE(EXTI_Line)); + + EXTI->PR = EXTI_Line; +} + +/** + * @brief Checks whether the specified EXTI line is asserted or not. + * @param EXTI_Line: specifies the EXTI line to check. + * This parameter can be EXTI_Linex where x can be (0..27). + * @retval The new state of EXTI_Line (SET or RESET). + */ +ITStatus EXTI_GetITStatus(uint32_t EXTI_Line) +{ + ITStatus bitstatus = RESET; + + /* Check the parameters */ + assert_param(IS_GET_EXTI_LINE(EXTI_Line)); + + if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET) + { + bitstatus = SET; + } + else + { + bitstatus = RESET; + } + return bitstatus; +} + +/** + * @brief Clears the EXTI's line pending bits. + * @param EXTI_Line: specifies the EXTI lines to clear. + * This parameter can be any combination of EXTI_Linex where x can be (0..27). + * @retval None + */ +void EXTI_ClearITPendingBit(uint32_t EXTI_Line) +{ + /* Check the parameters */ + assert_param(IS_EXTI_LINE(EXTI_Line)); + + EXTI->PR = EXTI_Line; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/src/stm32f0-stdperiph/stm32f0xx_flash.c b/system/src/stm32f0-stdperiph/stm32f0xx_flash.c new file mode 100644 index 0000000..54a8833 --- /dev/null +++ b/system/src/stm32f0-stdperiph/stm32f0xx_flash.c @@ -0,0 +1,1256 @@ +/** + ****************************************************************************** + * @file stm32f0xx_flash.c + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file provides firmware functions to manage the following + * functionalities of the FLASH peripheral: + * - FLASH Interface configuration + * - FLASH Memory Programming + * - Option Bytes Programming + * - Interrupts and flags management + * + * @verbatim + =============================================================================== + ##### How to use this driver ##### + =============================================================================== + [..] This driver provides functions to configure and program the Flash + memory of all STM32F0xx devices. These functions are split in 4 groups + (#) FLASH Interface configuration functions: this group includes the + management of following features: + (++) Set the latency + (++) Enable/Disable the prefetch buffer + + (#) FLASH Memory Programming functions: this group includes all needed + functions to erase and program the main memory: + (++) Lock and Unlock the Flash interface. + (++) Erase function: Erase Page, erase all pages. + (++) Program functions: Half Word and Word write. + + (#) FLASH Option Bytes Programming functions: this group includes all + needed functions to: + (++) Lock and Unlock the Flash Option bytes. + (++) Launch the Option Bytes loader + (++) Erase the Option Bytes + (++)Set/Reset the write protection + (++) Set the Read protection Level + (++) Program the user option Bytes + (++) Set/Reset the BOOT1 bit + (++) Enable/Disable the VDDA Analog Monitoring + (++) Get the user option bytes + (++) Get the Write protection + (++) Get the read protection status + + (#) FLASH Interrupts and flag management functions: this group includes + all needed functions to: + (++) Enable/Disable the flash interrupt sources + (++) Get flags status + (++) Clear flags + (++) Get Flash operation status + (++) Wait for last flash operation + + @endverbatim + + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx_flash.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @defgroup FLASH + * @brief FLASH driver modules + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** @defgroup FLASH_Private_Functions + * @{ + */ + +/** @defgroup FLASH_Group1 FLASH Interface configuration functions + * @brief FLASH Interface configuration functions + * +@verbatim + =============================================================================== + ##### FLASH Interface configuration functions ##### + =============================================================================== + + [..] FLASH_Interface configuration_Functions, includes the following functions: + (+) void FLASH_SetLatency(uint32_t FLASH_Latency): + [..] To correctly read data from Flash memory, the number of wait states (LATENCY) + must be correctly programmed according to the frequency of the CPU clock (HCLK) + [..] + +--------------------------------------------- + + | Wait states | HCLK clock frequency (MHz) | + |---------------|------------------------------| + |0WS(1CPU cycle)| 0 < HCLK <= 24 | + |---------------|------------------------------| + |1WS(2CPU cycle)| 24 < HCLK <= 48 | + +----------------------------------------------+ + [..] + (+) void FLASH_PrefetchBufferCmd(FunctionalState NewState); + [..] + All these functions don't need the unlock sequence. + +@endverbatim + * @{ + */ + +/** + * @brief Sets the code latency value. + * @param FLASH_Latency: specifies the FLASH Latency value. + * This parameter can be one of the following values: + * @arg FLASH_Latency_0: FLASH Zero Latency cycle + * @arg FLASH_Latency_1: FLASH One Latency cycle + * @retval None + */ +void FLASH_SetLatency(uint32_t FLASH_Latency) +{ + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_FLASH_LATENCY(FLASH_Latency)); + + /* Read the ACR register */ + tmpreg = FLASH->ACR; + + /* Sets the Latency value */ + tmpreg &= (uint32_t) (~((uint32_t)FLASH_ACR_LATENCY)); + tmpreg |= FLASH_Latency; + + /* Write the ACR register */ + FLASH->ACR = tmpreg; +} + +/** + * @brief Enables or disables the Prefetch Buffer. + * @param NewState: new state of the FLASH prefetch buffer. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void FLASH_PrefetchBufferCmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if(NewState != DISABLE) + { + FLASH->ACR |= FLASH_ACR_PRFTBE; + } + else + { + FLASH->ACR &= (uint32_t)(~((uint32_t)FLASH_ACR_PRFTBE)); + } +} + +/** + * @brief Checks whether the FLASH Prefetch Buffer status is set or not. + * @param None + * @retval FLASH Prefetch Buffer Status (SET or RESET). + */ +FlagStatus FLASH_GetPrefetchBufferStatus(void) +{ + FlagStatus bitstatus = RESET; + + if ((FLASH->ACR & FLASH_ACR_PRFTBS) != (uint32_t)RESET) + { + bitstatus = SET; + } + else + { + bitstatus = RESET; + } + /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */ + return bitstatus; +} + +/** + * @} + */ + +/** @defgroup FLASH_Group2 FLASH Memory Programming functions + * @brief FLASH Memory Programming functions + * +@verbatim + =============================================================================== + ##### FLASH Memory Programming functions ##### + =============================================================================== + + [..] The FLASH Memory Programming functions, includes the following functions: + (+) void FLASH_Unlock(void); + (+) void FLASH_Lock(void); + (+) FLASH_Status FLASH_ErasePage(uint32_t Page_Address); + (+) FLASH_Status FLASH_EraseAllPages(void); + (+) FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data); + (+) FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data); + + [..] Any operation of erase or program should follow these steps: + + (#) Call the FLASH_Unlock() function to enable the flash control register and + program memory access + (#) Call the desired function to erase page or program data + (#) Call the FLASH_Lock() to disable the flash program memory access + (recommended to protect the FLASH memory against possible unwanted operation) + +@endverbatim + * @{ + */ + +/** + * @brief Unlocks the FLASH control register and program memory access. + * @param None + * @retval None + */ +void FLASH_Unlock(void) +{ + if((FLASH->CR & FLASH_CR_LOCK) != RESET) + { + /* Unlocking the program memory access */ + FLASH->KEYR = FLASH_FKEY1; + FLASH->KEYR = FLASH_FKEY2; + } +} + +/** + * @brief Locks the Program memory access. + * @param None + * @retval None + */ +void FLASH_Lock(void) +{ + /* Set the LOCK Bit to lock the FLASH control register and program memory access */ + FLASH->CR |= FLASH_CR_LOCK; +} + +/** + * @brief Erases a specified page in program memory. + * @note To correctly run this function, the FLASH_Unlock() function must be called before. + * @note Call the FLASH_Lock() to disable the flash memory access (recommended + * to protect the FLASH memory against possible unwanted operation) + * @param Page_Address: The page address in program memory to be erased. + * @note A Page is erased in the Program memory only if the address to load + * is the start address of a page (multiple of 1024 bytes). + * @retval FLASH Status: The returned value can be: + * FLASH_ERROR_PROGRAM, FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. + */ +FLASH_Status FLASH_ErasePage(uint32_t Page_Address) +{ + FLASH_Status status = FLASH_COMPLETE; + + /* Check the parameters */ + assert_param(IS_FLASH_PROGRAM_ADDRESS(Page_Address)); + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + if(status == FLASH_COMPLETE) + { + /* If the previous operation is completed, proceed to erase the page */ + FLASH->CR |= FLASH_CR_PER; + FLASH->AR = Page_Address; + FLASH->CR |= FLASH_CR_STRT; + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + /* Disable the PER Bit */ + FLASH->CR &= ~FLASH_CR_PER; + } + + /* Return the Erase Status */ + return status; +} + +/** + * @brief Erases all FLASH pages. + * @note To correctly run this function, the FLASH_Unlock() function must be called before. + * @note Call the FLASH_Lock() to disable the flash memory access (recommended + * to protect the FLASH memory against possible unwanted operation) + * @param None + * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, + * FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. + */ +FLASH_Status FLASH_EraseAllPages(void) +{ + FLASH_Status status = FLASH_COMPLETE; + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + if(status == FLASH_COMPLETE) + { + /* if the previous operation is completed, proceed to erase all pages */ + FLASH->CR |= FLASH_CR_MER; + FLASH->CR |= FLASH_CR_STRT; + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + /* Disable the MER Bit */ + FLASH->CR &= ~FLASH_CR_MER; + } + + /* Return the Erase Status */ + return status; +} + +/** + * @brief Programs a word at a specified address. + * @note To correctly run this function, the FLASH_Unlock() function must be called before. + * @note Call the FLASH_Lock() to disable the flash memory access (recommended + * to protect the FLASH memory against possible unwanted operation) + * @param Address: specifies the address to be programmed. + * @param Data: specifies the data to be programmed. + * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, + * FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. + */ +FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data) +{ + FLASH_Status status = FLASH_COMPLETE; + __IO uint32_t tmp = 0; + + /* Check the parameters */ + assert_param(IS_FLASH_PROGRAM_ADDRESS(Address)); + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + if(status == FLASH_COMPLETE) + { + /* If the previous operation is completed, proceed to program the new first + half word */ + FLASH->CR |= FLASH_CR_PG; + + *(__IO uint16_t*)Address = (uint16_t)Data; + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + if(status == FLASH_COMPLETE) + { + /* If the previous operation is completed, proceed to program the new second + half word */ + tmp = Address + 2; + + *(__IO uint16_t*) tmp = Data >> 16; + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + /* Disable the PG Bit */ + FLASH->CR &= ~FLASH_CR_PG; + } + else + { + /* Disable the PG Bit */ + FLASH->CR &= ~FLASH_CR_PG; + } + } + + /* Return the Program Status */ + return status; +} + +/** + * @brief Programs a half word at a specified address. + * @note To correctly run this function, the FLASH_Unlock() function must be called before. + * @note Call the FLASH_Lock() to disable the flash memory access (recommended + * to protect the FLASH memory against possible unwanted operation) + * @param Address: specifies the address to be programmed. + * @param Data: specifies the data to be programmed. + * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, + * FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. + */ +FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data) +{ + FLASH_Status status = FLASH_COMPLETE; + + /* Check the parameters */ + assert_param(IS_FLASH_PROGRAM_ADDRESS(Address)); + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + if(status == FLASH_COMPLETE) + { + /* If the previous operation is completed, proceed to program the new data */ + FLASH->CR |= FLASH_CR_PG; + + *(__IO uint16_t*)Address = Data; + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + /* Disable the PG Bit */ + FLASH->CR &= ~FLASH_CR_PG; + } + + /* Return the Program Status */ + return status; +} + +/** + * @} + */ + +/** @defgroup FLASH_Group3 Option Bytes Programming functions + * @brief Option Bytes Programming functions + * +@verbatim + =============================================================================== + ##### Option Bytes Programming functions ##### + =============================================================================== + + [..] The FLASH_Option Bytes Programming_functions, includes the following functions: + (+) void FLASH_OB_Unlock(void); + (+) void FLASH_OB_Lock(void); + (+) void FLASH_OB_Launch(void); + (+) FLASH_Status FLASH_OB_Erase(void); + (+) FLASH_Status FLASH_OB_WRPConfig(uint32_t OB_WRP, FunctionalState NewState); + (+) FLASH_Status FLASH_OB_RDPConfig(uint8_t OB_RDP); + (+) FLASH_Status FLASH_OB_UserConfig(uint8_t OB_IWDG, uint8_t OB_STOP, uint8_t OB_STDBY); + (+) FLASH_Status FLASH_OB_BOOTConfig(uint8_t OB_BOOT1); + (+) FLASH_Status FLASH_OB_VDDAConfig(uint8_t OB_VDDA_ANALOG); + (+) FLASH_Status FLASH_OB_WriteUser(uint8_t OB_USER); + (+) FLASH_OB_ProgramData(uint32_t Address, uint8_t Data); + (+) uint8_t FLASH_OB_GetUser(void); + (+) uint32_t FLASH_OB_GetWRP(void); + (+) FlagStatus FLASH_OB_GetRDP(void); + + [..] Any operation of erase or program should follow these steps: + + (#) Call the FLASH_OB_Unlock() function to enable the Option Bytes registers access + + (#) Call one or several functions to program the desired option bytes + (++) FLASH_Status FLASH_OB_RDPConfig(uint8_t OB_RDP) => to set the desired read Protection Level + (++) FLASH_Status FLASH_OB_WRPConfig(uint32_t OB_WRP, FunctionalState NewState) + => to Enable/Disable the desired sector write protection + (++) FLASH_Status FLASH_OB_UserConfig(uint8_t OB_IWDG, uint8_t OB_STOP, uint8_t OB_STDBY) + => to configure the user option Bytes: IWDG, STOP and the Standby. + (++) FLASH_Status FLASH_OB_BOOTConfig(uint8_t OB_BOOT1) + => to set or reset BOOT1 + (++) FLASH_Status FLASH_OB_VDDAConfig(uint8_t OB_VDDA_ANALOG) + => to enable or disable the VDDA Analog Monitoring + (++) You can write all User Options bytes at once using a single function + by calling FLASH_Status FLASH_OB_WriteUser(uint8_t OB_USER) + (++) FLASH_OB_ProgramData(uint32_t Address, uint8_t Data) to program the + two half word in the option bytes + + (#) Once all needed option bytes to be programmed are correctly written, call the + FLASH_OB_Launch(void) function to launch the Option Bytes programming process. + + (#) Call the FLASH_OB_Lock() to disable the Option Bytes registers access (recommended + to protect the option Bytes against possible unwanted operations) + +@endverbatim + * @{ + */ + +/** + * @brief Unlocks the option bytes block access. + * @param None + * @retval None + */ +void FLASH_OB_Unlock(void) +{ + if((FLASH->CR & FLASH_CR_OPTWRE) == RESET) + { + /* Unlocking the option bytes block access */ + FLASH->OPTKEYR = FLASH_OPTKEY1; + FLASH->OPTKEYR = FLASH_OPTKEY2; + } +} + +/** + * @brief Locks the option bytes block access. + * @param None + * @retval None + */ +void FLASH_OB_Lock(void) +{ + /* Set the OPTWREN Bit to lock the option bytes block access */ + FLASH->CR &= ~FLASH_CR_OPTWRE; +} + +/** + * @brief Launch the option byte loading. + * @param None + * @retval None + */ +void FLASH_OB_Launch(void) +{ + /* Set the OBL_Launch bit to launch the option byte loading */ + FLASH->CR |= FLASH_CR_OBL_LAUNCH; +} + +/** + * @brief Erases the FLASH option bytes. + * @note To correctly run this function, the FLASH_OB_Unlock() function must be called before. + * @note Call the FLASH_OB_Lock() to disable the flash control register access and the option + * bytes (recommended to protect the FLASH memory against possible unwanted operation) + * @note This functions erases all option bytes except the Read protection (RDP). + * @param None + * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, + * FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. + */ +FLASH_Status FLASH_OB_Erase(void) +{ + uint16_t rdptmp = OB_RDP_Level_0; + + FLASH_Status status = FLASH_COMPLETE; + + /* Get the actual read protection Option Byte value */ + if(FLASH_OB_GetRDP() != RESET) + { + rdptmp = 0x00; + } + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + if(status == FLASH_COMPLETE) + { + /* If the previous operation is completed, proceed to erase the option bytes */ + FLASH->CR |= FLASH_CR_OPTER; + FLASH->CR |= FLASH_CR_STRT; + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + if(status == FLASH_COMPLETE) + { + /* If the erase operation is completed, disable the OPTER Bit */ + FLASH->CR &= ~FLASH_CR_OPTER; + + /* Enable the Option Bytes Programming operation */ + FLASH->CR |= FLASH_CR_OPTPG; + + /* Restore the last read protection Option Byte value */ + OB->RDP = (uint16_t)rdptmp; + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + if(status != FLASH_TIMEOUT) + { + /* if the program operation is completed, disable the OPTPG Bit */ + FLASH->CR &= ~FLASH_CR_OPTPG; + } + } + else + { + if (status != FLASH_TIMEOUT) + { + /* Disable the OPTPG Bit */ + FLASH->CR &= ~FLASH_CR_OPTPG; + } + } + } + /* Return the erase status */ + return status; +} + +/** + * @brief Write protects the desired pages + * @note To correctly run this function, the FLASH_OB_Unlock() function must be called before. + * @note Call the FLASH_OB_Lock() to disable the flash control register access and the option + * bytes (recommended to protect the FLASH memory against possible unwanted operation) + * @param OB_WRP: specifies the address of the pages to be write protected. + * This parameter can be: + * @arg OB_WRP_Pages0to3..OB_WRP_Pages60to63 + * @arg OB_WRP_AllPages + * @retval FLASH Status: The returned value can be: + * FLASH_ERROR_PROGRAM, FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. + */ +FLASH_Status FLASH_OB_EnableWRP(uint32_t OB_WRP) +{ + uint16_t WRP0_Data = 0xFFFF, WRP1_Data = 0xFFFF, WRP2_Data = 0xFFFF, WRP3_Data = 0xFFFF; + + FLASH_Status status = FLASH_COMPLETE; + + /* Check the parameters */ + assert_param(IS_OB_WRP(OB_WRP)); + + OB_WRP = (uint32_t)(~OB_WRP); + WRP0_Data = (uint16_t)(OB_WRP & OB_WRP0_WRP0); + WRP1_Data = (uint16_t)((OB_WRP >> 8) & OB_WRP0_WRP0); + WRP2_Data = (uint16_t)((OB_WRP >> 16) & OB_WRP0_WRP0) ; + WRP3_Data = (uint16_t)((OB_WRP >> 24) & OB_WRP0_WRP0) ; + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + if(status == FLASH_COMPLETE) + { + FLASH->CR |= FLASH_CR_OPTPG; + + if(WRP0_Data != 0xFF) + { + OB->WRP0 = WRP0_Data; + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + } + if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF)) + { + OB->WRP1 = WRP1_Data; + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + } + if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF)) + { + OB->WRP2 = WRP2_Data; + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + } + if((status == FLASH_COMPLETE) && (WRP3_Data != 0xFF)) + { + OB->WRP3 = WRP3_Data; + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + } + if(status != FLASH_TIMEOUT) + { + /* if the program operation is completed, disable the OPTPG Bit */ + FLASH->CR &= ~FLASH_CR_OPTPG; + } + } + /* Return the write protection operation Status */ + return status; +} + +/** + * @brief Enables or disables the read out protection. + * @note To correctly run this function, the FLASH_OB_Unlock() function must be called before. + * @note Call the FLASH_OB_Lock() to disable the flash control register access and the option + * bytes (recommended to protect the FLASH memory against possible unwanted operation) + * @param FLASH_ReadProtection_Level: specifies the read protection level. + * This parameter can be: + * @arg OB_RDP_Level_0: No protection + * @arg OB_RDP_Level_1: Read protection of the memory + * @arg OB_RDP_Level_2: Chip protection + * @note When enabling OB_RDP level 2 it's no more possible to go back to level 1 or 0 + * @retval FLASH Status: The returned value can be: + * FLASH_ERROR_PROGRAM, FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. + */ +FLASH_Status FLASH_OB_RDPConfig(uint8_t OB_RDP) +{ + FLASH_Status status = FLASH_COMPLETE; + + /* Check the parameters */ + assert_param(IS_OB_RDP(OB_RDP)); + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + if(status == FLASH_COMPLETE) + { + FLASH->CR |= FLASH_CR_OPTER; + FLASH->CR |= FLASH_CR_STRT; + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + if(status == FLASH_COMPLETE) + { + /* If the erase operation is completed, disable the OPTER Bit */ + FLASH->CR &= ~FLASH_CR_OPTER; + + /* Enable the Option Bytes Programming operation */ + FLASH->CR |= FLASH_CR_OPTPG; + + OB->RDP = OB_RDP; + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + if(status != FLASH_TIMEOUT) + { + /* if the program operation is completed, disable the OPTPG Bit */ + FLASH->CR &= ~FLASH_CR_OPTPG; + } + } + else + { + if(status != FLASH_TIMEOUT) + { + /* Disable the OPTER Bit */ + FLASH->CR &= ~FLASH_CR_OPTER; + } + } + } + /* Return the protection operation Status */ + return status; +} + +/** + * @brief Programs the FLASH User Option Byte: IWDG_SW / RST_STOP / RST_STDBY. + * @note To correctly run this function, the FLASH_OB_Unlock() function must be called before. + * @note Call the FLASH_OB_Lock() to disable the flash control register access and the option + * bytes (recommended to protect the FLASH memory against possible unwanted operation) + * @param OB_IWDG: Selects the WDG mode + * This parameter can be one of the following values: + * @arg OB_IWDG_SW: Software WDG selected + * @arg OB_IWDG_HW: Hardware WDG selected + * @param OB_STOP: Reset event when entering STOP mode. + * This parameter can be one of the following values: + * @arg OB_STOP_NoRST: No reset generated when entering in STOP + * @arg OB_STOP_RST: Reset generated when entering in STOP + * @param OB_STDBY: Reset event when entering Standby mode. + * This parameter can be one of the following values: + * @arg OB_STDBY_NoRST: No reset generated when entering in STANDBY + * @arg OB_STDBY_RST: Reset generated when entering in STANDBY + * @retval FLASH Status: The returned value can be: + * FLASH_ERROR_PROGRAM, FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. + */ +FLASH_Status FLASH_OB_UserConfig(uint8_t OB_IWDG, uint8_t OB_STOP, uint8_t OB_STDBY) +{ + FLASH_Status status = FLASH_COMPLETE; + + /* Check the parameters */ + assert_param(IS_OB_IWDG_SOURCE(OB_IWDG)); + assert_param(IS_OB_STOP_SOURCE(OB_STOP)); + assert_param(IS_OB_STDBY_SOURCE(OB_STDBY)); + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + if(status == FLASH_COMPLETE) + { + /* Enable the Option Bytes Programming operation */ + FLASH->CR |= FLASH_CR_OPTPG; + + OB->USER = (uint16_t)((uint16_t)(OB_IWDG | OB_STOP) | (uint16_t)(OB_STDBY | 0xF8)); + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + if(status != FLASH_TIMEOUT) + { + /* If the program operation is completed, disable the OPTPG Bit */ + FLASH->CR &= ~FLASH_CR_OPTPG; + } + } + /* Return the Option Byte program Status */ + return status; +} + +/** + * @brief Sets or resets the BOOT1 option bit. + * @param OB_BOOT1: Set or Reset the BOOT1 option bit. + * This parameter can be one of the following values: + * @arg OB_BOOT1_RESET: BOOT1 option bit reset + * @arg OB_BOOT1_SET: BOOT1 option bit set + * @retval None + */ +FLASH_Status FLASH_OB_BOOTConfig(uint8_t OB_BOOT1) +{ + FLASH_Status status = FLASH_COMPLETE; + + /* Check the parameters */ + assert_param(IS_OB_BOOT1(OB_BOOT1)); + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + if(status == FLASH_COMPLETE) + { + /* Enable the Option Bytes Programming operation */ + FLASH->CR |= FLASH_CR_OPTPG; + + OB->USER = OB_BOOT1 | 0xEF; + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + if(status != FLASH_TIMEOUT) + { + /* If the program operation is completed, disable the OPTPG Bit */ + FLASH->CR &= ~FLASH_CR_OPTPG; + } + } + /* Return the Option Byte program Status */ + return status; +} + +/** + * @brief Sets or resets the BOOT0 option bit. + * @note This function is applicable only for the STM32F042 devices. + * @param OB_BOOT0: Set or Reset the BOOT0 option bit. + * This parameter can be one of the following values: + * @arg OB_BOOT0_RESET: BOOT0 option bit reset + * @arg OB_BOOT0_SET: BOOT0 option bit set + * @retval None + */ +FLASH_Status FLASH_OB_BOOT0Config(uint8_t OB_BOOT0) +{ + FLASH_Status status = FLASH_COMPLETE; + + /* Check the parameters */ + assert_param(IS_OB_BOOT0(OB_BOOT0)); + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + if(status == FLASH_COMPLETE) + { + /* Enable the Option Bytes Programming operation */ + FLASH->CR |= FLASH_CR_OPTPG; + + OB->USER = OB_BOOT0 | 0xF7; + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + if(status != FLASH_TIMEOUT) + { + /* If the program operation is completed, disable the OPTPG Bit */ + FLASH->CR &= ~FLASH_CR_OPTPG; + } + } + /* Return the Option Byte program Status */ + return status; +} + +/** + * @brief Sets or resets the BOOT0SW option bit. + * @note This function is applicable only for the STM32F042 devices. + * @param OB_BOOT0SW: Set or Reset the BOOT0_SW option bit. + * This parameter can be one of the following values: + * @arg OB_BOOT0_SW: BOOT0_SW option bit reset + * @arg OB_BOOT0_HW: BOOT0_SW option bit set + * @retval None + */ +FLASH_Status FLASH_OB_BOOT0SWConfig(uint8_t OB_BOOT0SW) +{ + FLASH_Status status = FLASH_COMPLETE; + + /* Check the parameters */ + assert_param(IS_OB_BOOT0SW(OB_BOOT0SW)); + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + if(status == FLASH_COMPLETE) + { + /* Enable the Option Bytes Programming operation */ + FLASH->CR |= FLASH_CR_OPTPG; + + OB->USER = OB_BOOT0SW | 0x7F; + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + if(status != FLASH_TIMEOUT) + { + /* If the program operation is completed, disable the OPTPG Bit */ + FLASH->CR &= ~FLASH_CR_OPTPG; + } + } + /* Return the Option Byte program Status */ + return status; +} + +/** + * @brief Sets or resets the analogue monitoring on VDDA Power source. + * @param OB_VDDA_ANALOG: Selects the analog monitoring on VDDA Power source. + * This parameter can be one of the following values: + * @arg OB_VDDA_ANALOG_ON: Analog monitoring on VDDA Power source ON + * @arg OB_VDDA_ANALOG_OFF: Analog monitoring on VDDA Power source OFF + * @retval None + */ +FLASH_Status FLASH_OB_VDDAConfig(uint8_t OB_VDDA_ANALOG) +{ + FLASH_Status status = FLASH_COMPLETE; + + /* Check the parameters */ + assert_param(IS_OB_VDDA_ANALOG(OB_VDDA_ANALOG)); + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + if(status == FLASH_COMPLETE) + { + /* Enable the Option Bytes Programming operation */ + FLASH->CR |= FLASH_CR_OPTPG; + + OB->USER = OB_VDDA_ANALOG | 0xDF; + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + if(status != FLASH_TIMEOUT) + { + /* if the program operation is completed, disable the OPTPG Bit */ + FLASH->CR &= ~FLASH_CR_OPTPG; + } + } + /* Return the Option Byte program Status */ + return status; +} + +/** + * @brief Sets or resets the SRAM parity. + * @param OB_SRAM_Parity: Set or Reset the SRAM parity enable bit. + * This parameter can be one of the following values: + * @arg OB_SRAM_PARITY_SET: Set SRAM parity. + * @arg OB_SRAM_PARITY_RESET: Reset SRAM parity. + * @retval None + */ +FLASH_Status FLASH_OB_SRAMParityConfig(uint8_t OB_SRAM_Parity) +{ + FLASH_Status status = FLASH_COMPLETE; + + /* Check the parameters */ + assert_param(IS_OB_SRAM_PARITY(OB_SRAM_Parity)); + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + if(status == FLASH_COMPLETE) + { + /* Enable the Option Bytes Programming operation */ + FLASH->CR |= FLASH_CR_OPTPG; + + OB->USER = OB_SRAM_Parity | 0xBF; + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + if(status != FLASH_TIMEOUT) + { + /* if the program operation is completed, disable the OPTPG Bit */ + FLASH->CR &= ~FLASH_CR_OPTPG; + } + } + /* Return the Option Byte program Status */ + return status; +} + +/** + * @brief Programs the FLASH User Option Byte: IWDG_SW, RST_STOP, RST_STDBY, + * BOOT1 and VDDA ANALOG monitoring. + * @note To correctly run this function, the FLASH_OB_Unlock() function must be called before. + * @note Call the FLASH_OB_Lock() to disable the flash control register access and the option + * bytes (recommended to protect the FLASH memory against possible unwanted operation) + * @param OB_USER: Selects all user option bytes + * This parameter is a combination of the following values: + * @arg OB_IWDG_SW / OB_IWDG_HW: Software / Hardware WDG selected + * @arg OB_STOP_NoRST / OB_STOP_RST: No reset / Reset generated when entering in STOP + * @arg OB_STDBY_NoRST / OB_STDBY_RST: No reset / Reset generated when entering in STANDBY + * @arg OB_BOOT1_RESET / OB_BOOT1_SET: BOOT1 Reset / Set + * @arg OB_VDDA_ANALOG_ON / OB_VDDA_ANALOG_OFF: Analog monitoring on VDDA Power source ON / OFF + * @arg OB_SRAM_PARITY_SET / OB_SRAM_PARITY_RESET: SRAM Parity SET / RESET + * @arg OB_BOOT0_RESET / OB_BOOT0_SET: BOOT0 Reset / Set + * @arg OB_BOOT0_SW / OB_BOOT0_SW: BOOT0 pin disabled / BOOT0 pin bonded with GPIO + * @retval FLASH Status: The returned value can be: + * FLASH_ERROR_PROGRAM, FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. + */ +FLASH_Status FLASH_OB_WriteUser(uint8_t OB_USER) +{ + FLASH_Status status = FLASH_COMPLETE; + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + if(status == FLASH_COMPLETE) + { + /* Enable the Option Bytes Programming operation */ + FLASH->CR |= FLASH_CR_OPTPG; + + OB->USER = OB_USER; + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + if(status != FLASH_TIMEOUT) + { + /* If the program operation is completed, disable the OPTPG Bit */ + FLASH->CR &= ~FLASH_CR_OPTPG; + } + } + /* Return the Option Byte program Status */ + return status; + +} + +/** + * @brief Programs a half word at a specified Option Byte Data address. + * @note To correctly run this function, the FLASH_OB_Unlock() function must be called before. + * @note Call the FLASH_OB_Lock() to disable the flash control register access and the option + * bytes (recommended to protect the FLASH memory against possible unwanted operation) + * @param Address: specifies the address to be programmed. + * This parameter can be 0x1FFFF804 or 0x1FFFF806. + * @param Data: specifies the data to be programmed. + * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, + * FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. + */ +FLASH_Status FLASH_OB_ProgramData(uint32_t Address, uint8_t Data) +{ + FLASH_Status status = FLASH_COMPLETE; + /* Check the parameters */ + assert_param(IS_OB_DATA_ADDRESS(Address)); + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + if(status == FLASH_COMPLETE) + { + /* Enables the Option Bytes Programming operation */ + FLASH->CR |= FLASH_CR_OPTPG; + *(__IO uint16_t*)Address = Data; + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT); + + if(status != FLASH_TIMEOUT) + { + /* If the program operation is completed, disable the OPTPG Bit */ + FLASH->CR &= ~FLASH_CR_OPTPG; + } + } + /* Return the Option Byte Data Program Status */ + return status; +} + +/** + * @brief Returns the FLASH User Option Bytes values. + * @param None + * @retval The FLASH User Option Bytes . + */ +uint8_t FLASH_OB_GetUser(void) +{ + /* Return the User Option Byte */ + return (uint8_t)(FLASH->OBR >> 8); +} + +/** + * @brief Returns the FLASH Write Protection Option Bytes value. + * @param None + * @retval The FLASH Write Protection Option Bytes value + */ +uint32_t FLASH_OB_GetWRP(void) +{ + /* Return the FLASH write protection Register value */ + return (uint32_t)(FLASH->WRPR); +} + +/** + * @brief Checks whether the FLASH Read out Protection Status is set or not. + * @param None + * @retval FLASH ReadOut Protection Status(SET or RESET) + */ +FlagStatus FLASH_OB_GetRDP(void) +{ + FlagStatus readstatus = RESET; + + if ((uint8_t)(FLASH->OBR & (FLASH_OBR_RDPRT1 | FLASH_OBR_RDPRT2)) != RESET) + { + readstatus = SET; + } + else + { + readstatus = RESET; + } + return readstatus; +} + +/** + * @} + */ + +/** @defgroup FLASH_Group4 Interrupts and flags management functions + * @brief Interrupts and flags management functions + * +@verbatim + =============================================================================== + ##### Interrupts and flags management functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Enables or disables the specified FLASH interrupts. + * @param FLASH_IT: specifies the FLASH interrupt sources to be enabled or + * disabled. + * This parameter can be any combination of the following values: + * @arg FLASH_IT_EOP: FLASH end of programming Interrupt + * @arg FLASH_IT_ERR: FLASH Error Interrupt + * @retval None + */ +void FLASH_ITConfig(uint32_t FLASH_IT, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FLASH_IT(FLASH_IT)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if(NewState != DISABLE) + { + /* Enable the interrupt sources */ + FLASH->CR |= FLASH_IT; + } + else + { + /* Disable the interrupt sources */ + FLASH->CR &= ~(uint32_t)FLASH_IT; + } +} + +/** + * @brief Checks whether the specified FLASH flag is set or not. + * @param FLASH_FLAG: specifies the FLASH flag to check. + * This parameter can be one of the following values: + * @arg FLASH_FLAG_BSY: FLASH write/erase operations in progress flag + * @arg FLASH_FLAG_PGERR: FLASH Programming error flag flag + * @arg FLASH_FLAG_WRPERR: FLASH Write protected error flag + * @arg FLASH_FLAG_EOP: FLASH End of Programming flag + * @retval The new state of FLASH_FLAG (SET or RESET). + */ +FlagStatus FLASH_GetFlagStatus(uint32_t FLASH_FLAG) +{ + FlagStatus bitstatus = RESET; + + /* Check the parameters */ + assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)); + + if((FLASH->SR & FLASH_FLAG) != (uint32_t)RESET) + { + bitstatus = SET; + } + else + { + bitstatus = RESET; + } + /* Return the new state of FLASH_FLAG (SET or RESET) */ + return bitstatus; +} + +/** + * @brief Clears the FLASH's pending flags. + * @param FLASH_FLAG: specifies the FLASH flags to clear. + * This parameter can be any combination of the following values: + * @arg FLASH_FLAG_PGERR: FLASH Programming error flag flag + * @arg FLASH_FLAG_WRPERR: FLASH Write protected error flag + * @arg FLASH_FLAG_EOP: FLASH End of Programming flag + * @retval None + */ +void FLASH_ClearFlag(uint32_t FLASH_FLAG) +{ + /* Check the parameters */ + assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)); + + /* Clear the flags */ + FLASH->SR = FLASH_FLAG; +} + +/** + * @brief Returns the FLASH Status. + * @param None + * @retval FLASH Status: The returned value can be: + * FLASH_BUSY, FLASH_ERROR_PROGRAM, FLASH_ERROR_WRP or FLASH_COMPLETE. + */ +FLASH_Status FLASH_GetStatus(void) +{ + FLASH_Status FLASHstatus = FLASH_COMPLETE; + + if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) + { + FLASHstatus = FLASH_BUSY; + } + else + { + if((FLASH->SR & (uint32_t)FLASH_FLAG_WRPERR)!= (uint32_t)0x00) + { + FLASHstatus = FLASH_ERROR_WRP; + } + else + { + if((FLASH->SR & (uint32_t)(FLASH_SR_PGERR)) != (uint32_t)0x00) + { + FLASHstatus = FLASH_ERROR_PROGRAM; + } + else + { + FLASHstatus = FLASH_COMPLETE; + } + } + } + /* Return the FLASH Status */ + return FLASHstatus; +} + + +/** + * @brief Waits for a FLASH operation to complete or a TIMEOUT to occur. + * @param Timeout: FLASH programming Timeout + * @retval FLASH Status: The returned value can be: FLASH_BUSY, + * FLASH_ERROR_PROGRAM, FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. + */ +FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout) +{ + FLASH_Status status = FLASH_COMPLETE; + + /* Check for the FLASH Status */ + status = FLASH_GetStatus(); + + /* Wait for a FLASH operation to complete or a TIMEOUT to occur */ + while((status == FLASH_BUSY) && (Timeout != 0x00)) + { + status = FLASH_GetStatus(); + Timeout--; + } + + if(Timeout == 0x00 ) + { + status = FLASH_TIMEOUT; + } + /* Return the operation status */ + return status; +} + +/** + * @} + */ + +/** + * @} + */ + + /** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/src/stm32f0-stdperiph/stm32f0xx_gpio.c b/system/src/stm32f0-stdperiph/stm32f0xx_gpio.c new file mode 100644 index 0000000..5b6eb23 --- /dev/null +++ b/system/src/stm32f0-stdperiph/stm32f0xx_gpio.c @@ -0,0 +1,542 @@ +/** + ****************************************************************************** + * @file stm32f0xx_gpio.c + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file provides firmware functions to manage the following + * functionalities of the GPIO peripheral: + * + Initialization and Configuration functions + * + GPIO Read and Write functions + * + GPIO Alternate functions configuration functions + * + * @verbatim + * + * + =========================================================================== + ##### How to use this driver ##### + =========================================================================== + [..] + (#) Enable the GPIO AHB clock using RCC_AHBPeriphClockCmd() + (#) Configure the GPIO pin(s) using GPIO_Init() + Four possible configuration are available for each pin: + (++) Input: Floating, Pull-up, Pull-down. + (++) Output: Push-Pull (Pull-up, Pull-down or no Pull) + Open Drain (Pull-up, Pull-down or no Pull). + In output mode, the speed is configurable: Low, Medium, Fast or High. + (++) Alternate Function: Push-Pull (Pull-up, Pull-down or no Pull) + Open Drain (Pull-up, Pull-down or no Pull). + (++) Analog: required mode when a pin is to be used as ADC channel, + DAC output or comparator input. + (#) Peripherals alternate function: + (++) For ADC, DAC and comparators, configure the desired pin in analog + mode using GPIO_InitStruct->GPIO_Mode = GPIO_Mode_AN + (++) For other peripherals (TIM, USART...): + (+++) Connect the pin to the desired peripherals' Alternate + Function (AF) using GPIO_PinAFConfig() function. For PortC, + PortD and PortF, no configuration is needed. + (+++) Configure the desired pin in alternate function mode using + GPIO_InitStruct->GPIO_Mode = GPIO_Mode_AF + (+++) Select the type, pull-up/pull-down and output speed via + GPIO_PuPd, GPIO_OType and GPIO_Speed members + (+++) Call GPIO_Init() function + (#) To get the level of a pin configured in input mode use GPIO_ReadInputDataBit() + (#) To set/reset the level of a pin configured in output mode use + GPIO_SetBits()/GPIO_ResetBits() + (#) During and just after reset, the alternate functions are not active and + the GPIO pins are configured in input floating mode (except JTAG pins). + (#) The LSE oscillator pins OSC32_IN and OSC32_OUT can be used as + general-purpose (PC14 and PC15, respectively) when the LSE oscillator + is off. The LSE has priority over the GPIO function. + (#) The HSE oscillator pins OSC_IN/OSC_OUT can be used as general-purpose + PD0 and PD1, respectively, when the HSE oscillator is off. The HSE has + priority over the GPIO function. + @endverbatim + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx_gpio.h" +#include "stm32f0xx_rcc.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @defgroup GPIO + * @brief GPIO driver modules + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** @defgroup GPIO_Private_Functions + * @{ + */ + +/** @defgroup GPIO_Group1 Initialization and Configuration + * @brief Initialization and Configuration + * +@verbatim + =============================================================================== + ##### Initialization and Configuration ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Deinitializes the GPIOx peripheral registers to their default reset + * values. + * @param GPIOx: where x can be (A, B, C, D, E or F) to select the GPIO peripheral. + * @note GPIOE is available only for STM32F072. + * @note GPIOD is not available for STM32F031. + * @retval None + */ +void GPIO_DeInit(GPIO_TypeDef* GPIOx) +{ + /* Check the parameters */ + assert_param(IS_GPIO_ALL_PERIPH(GPIOx)); + + if(GPIOx == GPIOA) + { + RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOA, ENABLE); + RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOA, DISABLE); + } + else if(GPIOx == GPIOB) + { + RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOB, ENABLE); + RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOB, DISABLE); + } + else if(GPIOx == GPIOC) + { + RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOC, ENABLE); + RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOC, DISABLE); + } + else if(GPIOx == GPIOD) + { + RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOD, ENABLE); + RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOD, DISABLE); + } + else if(GPIOx == GPIOE) + { + RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOE, ENABLE); + RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOE, DISABLE); + } + else + { + if(GPIOx == GPIOF) + { + RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOF, ENABLE); + RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOF, DISABLE); + } + } +} + +/** + * @brief Initializes the GPIOx peripheral according to the specified + * parameters in the GPIO_InitStruct. + * @param GPIOx: where x can be (A, B, C, D, E or F) to select the GPIO peripheral. + * @note GPIOE is available only for STM32F072. + * @note GPIOD is not available for STM32F031. + * @param GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains + * the configuration information for the specified GPIO peripheral. + * @retval None + */ +void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct) +{ + uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00; + + /* Check the parameters */ + assert_param(IS_GPIO_ALL_PERIPH(GPIOx)); + assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin)); + assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode)); + assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd)); + + /*-------------------------- Configure the port pins -----------------------*/ + /*-- GPIO Mode Configuration --*/ + for (pinpos = 0x00; pinpos < 0x10; pinpos++) + { + pos = ((uint32_t)0x01) << pinpos; + + /* Get the port pins position */ + currentpin = (GPIO_InitStruct->GPIO_Pin) & pos; + + if (currentpin == pos) + { + if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF)) + { + /* Check Speed mode parameters */ + assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed)); + + /* Speed mode configuration */ + GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2)); + GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2)); + + /* Check Output mode parameters */ + assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType)); + + /* Output mode configuration */ + GPIOx->OTYPER &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)); + GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos)); + } + + GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (pinpos * 2)); + + GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2)); + + /* Pull-up Pull down resistor configuration */ + GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2)); + GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2)); + } + } +} + +/** + * @brief Fills each GPIO_InitStruct member with its default value. + * @param GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure which will + * be initialized. + * @retval None + */ +void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct) +{ + /* Reset GPIO init structure parameters values */ + GPIO_InitStruct->GPIO_Pin = GPIO_Pin_All; + GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN; + GPIO_InitStruct->GPIO_Speed = GPIO_Speed_Level_2; + GPIO_InitStruct->GPIO_OType = GPIO_OType_PP; + GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL; +} + +/** + * @brief Locks GPIO Pins configuration registers. + * @note The locked registers are GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR, + * GPIOx_PUPDR, GPIOx_AFRL and GPIOx_AFRH. + * @note The configuration of the locked GPIO pins can no longer be modified + * until the next device reset. + * @param GPIOx: where x can be (A or B) to select the GPIO peripheral. + * @param GPIO_Pin: specifies the port bit to be written. + * This parameter can be any combination of GPIO_Pin_x where x can be (0..15). + * @retval None + */ +void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) +{ + __IO uint32_t tmp = 0x00010000; + + /* Check the parameters */ + assert_param(IS_GPIO_LIST_PERIPH(GPIOx)); + assert_param(IS_GPIO_PIN(GPIO_Pin)); + + tmp |= GPIO_Pin; + /* Set LCKK bit */ + GPIOx->LCKR = tmp; + /* Reset LCKK bit */ + GPIOx->LCKR = GPIO_Pin; + /* Set LCKK bit */ + GPIOx->LCKR = tmp; + /* Read LCKK bit */ + tmp = GPIOx->LCKR; + /* Read LCKK bit */ + tmp = GPIOx->LCKR; +} + +/** + * @} + */ + +/** @defgroup GPIO_Group2 GPIO Read and Write + * @brief GPIO Read and Write + * +@verbatim + =============================================================================== + ##### GPIO Read and Write ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Reads the specified input port pin. + * @param GPIOx: where x can be (A, B, C, D, E or F) to select the GPIO peripheral. + * @note GPIOE is available only for STM32F072. + * @note GPIOD is not available for STM32F031. + * @param GPIO_Pin: specifies the port bit to read. + * @note This parameter can be GPIO_Pin_x where x can be: + * For STM32F051 and STM32F030: (0..15) for GPIOA, GPIOB, GPIOC, (2) for GPIOD and (0..1, 4..7) for GIIOF. + * For STM32F072: (0..15) for GPIOA, GPIOB, GPIOC, GPIOD, GPIOE, (0..10) for GPIOF. + * For STM32F031: (0..15) for GPIOA, GPIOB, (13..15) for GPIOC and (0..1, 6..7) for GPIOF. + * @retval The input port pin value. + */ +uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) +{ + uint8_t bitstatus = 0x00; + + /* Check the parameters */ + assert_param(IS_GPIO_ALL_PERIPH(GPIOx)); + assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); + + if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET) + { + bitstatus = (uint8_t)Bit_SET; + } + else + { + bitstatus = (uint8_t)Bit_RESET; + } + return bitstatus; +} + +/** + * @brief Reads the specified input port pin. + * @param GPIOx: where x can be (A, B, C, D, E or F) to select the GPIO peripheral. + * @note GPIOE is available only for STM32F072. + * @note GPIOD is not available for STM32F031. + * @retval The input port pin value. + */ +uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx) +{ + /* Check the parameters */ + assert_param(IS_GPIO_ALL_PERIPH(GPIOx)); + + return ((uint16_t)GPIOx->IDR); +} + +/** + * @brief Reads the specified output data port bit. + * @param GPIOx: where x can be (A, B, C, D, E or F) to select the GPIO peripheral. + * @note GPIOE is available only for STM32F072. + * @note GPIOD is not available for STM32F031. + * @param GPIO_Pin: Specifies the port bit to read. + * @note This parameter can be GPIO_Pin_x where x can be: + * For STM32F051 and STM32F030: (0..15) for GPIOA, GPIOB, GPIOC, (2) for GPIOD and (0..1, 4..7) for GIIOF. + * For STM32F072: (0..15) for GPIOA, GPIOB, GPIOC, GPIOD, GPIOE, (0..10) for GPIOF. + * For STM32F031: (0..15) for GPIOA, GPIOB, (13..15) for GPIOC and (0..1, 6..7) for GPIOF. + * @retval The output port pin value. + */ +uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) +{ + uint8_t bitstatus = 0x00; + + /* Check the parameters */ + assert_param(IS_GPIO_ALL_PERIPH(GPIOx)); + assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); + + if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET) + { + bitstatus = (uint8_t)Bit_SET; + } + else + { + bitstatus = (uint8_t)Bit_RESET; + } + return bitstatus; +} + +/** + * @brief Reads the specified GPIO output data port. + * @param GPIOx: where x can be (A, B, C, D, E or F) to select the GPIO peripheral. + * @note GPIOE is available only for STM32F072. + * @note GPIOD is not available for STM32F031. + * @retval GPIO output data port value. + */ +uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx) +{ + /* Check the parameters */ + assert_param(IS_GPIO_ALL_PERIPH(GPIOx)); + + return ((uint16_t)GPIOx->ODR); +} + +/** + * @brief Sets the selected data port bits. + * @param GPIOx: where x can be (A, B, C, D, E or F) to select the GPIO peripheral. + * @note GPIOE is available only for STM32F072. + * @note GPIOD is not available for STM32F031. + * @param GPIO_Pin: specifies the port bits to be written. + * @note This parameter can be GPIO_Pin_x where x can be: + * For STM32F051 and STM32F030: (0..15) for GPIOA, GPIOB, GPIOC, (2) for GPIOD and (0..1, 4..7) for GIIOF. + * For STM32F072: (0..15) for GPIOA, GPIOB, GPIOC, GPIOD, GPIOE, (0..10) for GPIOF. + * For STM32F031: (0..15) for GPIOA, GPIOB, (13..15) for GPIOC and (0..1, 6..7) for GPIOF. + * @retval None + */ +void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) +{ + /* Check the parameters */ + assert_param(IS_GPIO_ALL_PERIPH(GPIOx)); + assert_param(IS_GPIO_PIN(GPIO_Pin)); + + GPIOx->BSRR = GPIO_Pin; +} + +/** + * @brief Clears the selected data port bits. + * @param GPIOx: where x can be (A, B, C, D, E or F) to select the GPIO peripheral. + * @note GPIOE is available only for STM32F072. + * @note GPIOD is not available for STM32F031. + * @param GPIO_Pin: specifies the port bits to be written. + * @note This parameter can be GPIO_Pin_x where x can be: + * For STM32F051 and STM32F030: (0..15) for GPIOA, GPIOB, GPIOC, (2) for GPIOD and (0..1, 4..7) for GIIOF. + * For STM32F072: (0..15) for GPIOA, GPIOB, GPIOC, GPIOD, GPIOE, (0..10) for GPIOF. + * For STM32F031: (0..15) for GPIOA, GPIOB, (13..15) for GPIOC and (0..1, 6..7) for GPIOF. + * @retval None + */ +void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) +{ + /* Check the parameters */ + assert_param(IS_GPIO_ALL_PERIPH(GPIOx)); + assert_param(IS_GPIO_PIN(GPIO_Pin)); + + GPIOx->BRR = GPIO_Pin; +} + +/** + * @brief Sets or clears the selected data port bit. + * @param GPIOx: where x can be (A, B, C, D, E or F) to select the GPIO peripheral. + * @note GPIOE is available only for STM32F072. + * @note GPIOD is not available for STM32F031. + * @param GPIO_Pin: specifies the port bit to be written. + * @param BitVal: specifies the value to be written to the selected bit. + * This parameter can be one of the BitAction enumeration values: + * @arg Bit_RESET: to clear the port pin + * @arg Bit_SET: to set the port pin + * @note This parameter can be GPIO_Pin_x where x can be: + * For STM32F051 and STM32F030: (0..15) for GPIOA, GPIOB, GPIOC, (2) for GPIOD and (0..1, 4..7) for GIIOF. + * For STM32F072: (0..15) for GPIOA, GPIOB, GPIOC, GPIOD, GPIOE, (0..10) for GPIOF. + * For STM32F031: (0..15) for GPIOA, GPIOB, (13..15) for GPIOC and (0..1, 6..7) for GPIOF. + * @retval None + */ +void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal) +{ + /* Check the parameters */ + assert_param(IS_GPIO_ALL_PERIPH(GPIOx)); + assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); + assert_param(IS_GPIO_BIT_ACTION(BitVal)); + + if (BitVal != Bit_RESET) + { + GPIOx->BSRR = GPIO_Pin; + } + else + { + GPIOx->BRR = GPIO_Pin ; + } +} + +/** + * @brief Writes data to the specified GPIO data port. + * @param GPIOx: where x can be (A, B, C, D, E or F) to select the GPIO peripheral. + * @note GPIOE is available only for STM32F072. + * @note GPIOD is not available for STM32F031. + * @param PortVal: specifies the value to be written to the port output data register. + * @retval None + */ +void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal) +{ + /* Check the parameters */ + assert_param(IS_GPIO_ALL_PERIPH(GPIOx)); + + GPIOx->ODR = PortVal; +} + +/** + * @} + */ + +/** @defgroup GPIO_Group3 GPIO Alternate functions configuration functions + * @brief GPIO Alternate functions configuration functions + * +@verbatim + =============================================================================== + ##### GPIO Alternate functions configuration functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Writes data to the specified GPIO data port. + * @param GPIOx: where x can be (A, B, C, D, E or F) to select the GPIO peripheral. + * @note GPIOC, GPIOD, GPIOE and GPIOF are available only for STM32F072 and STM32F091. + * @param GPIO_PinSource: specifies the pin for the Alternate function. + * This parameter can be GPIO_PinSourcex where x can be (0..15) for GPIOA, GPIOB, GPIOD, GPIOE + * and (0..12) for GPIOC and (0, 2..5, 9..10) for GPIOF. + * @param GPIO_AF: selects the pin to used as Alternate function. + * This parameter can be one of the following value: + * @arg GPIO_AF_0: WKUP, EVENTOUT, TIM15, SPI1, TIM17, MCO, SWDAT, SWCLK, + * TIM14, BOOT, USART1, CEC, IR_OUT, SPI2, TIM3, USART4, + * CAN, USART2, CRS, TIM16, TIM1, TS, USART8 + * @arg GPIO_AF_1: USART2, CEC, TIM3, USART1, USART2, EVENTOUT, I2C1, + * I2C2, TIM15, SPI2, USART3, TS, SPI1, USART7, USART8 + * USART5, USART4, USART6, I2C1 + * @arg GPIO_AF_2: TIM2, TIM1, EVENTOUT, TIM16, TIM17, USB, USART6, USART5, + * USART8, USART7, USART6 + * @arg GPIO_AF_3: TS, I2C1, TIM15, EVENTOUT + * @arg GPIO_AF_4: TIM14, USART4, USART3, CRS, CAN, I2C1, USART5 + * @arg GPIO_AF_5: TIM16, TIM17, TIM15, SPI2, I2C2, USART6, MCO + * @arg GPIO_AF_6: EVENTOUT + * @arg GPIO_AF_7: COMP1 OUT, COMP2 OUT + * @note The pin should already been configured in Alternate Function mode(AF) + * using GPIO_InitStruct->GPIO_Mode = GPIO_Mode_AF + * @note Refer to the Alternate function mapping table in the device datasheet + * for the detailed mapping of the system and peripherals'alternate + * function I/O pins. + * @retval None + */ +void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF) +{ + uint32_t temp = 0x00; + uint32_t temp_2 = 0x00; + + /* Check the parameters */ + assert_param(IS_GPIO_ALL_PERIPH(GPIOx)); + assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource)); + assert_param(IS_GPIO_AF(GPIO_AF)); + + temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)); + GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)); + temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp; + GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/src/stm32f0-stdperiph/stm32f0xx_i2c.c b/system/src/stm32f0-stdperiph/stm32f0xx_i2c.c new file mode 100644 index 0000000..c92c204 --- /dev/null +++ b/system/src/stm32f0-stdperiph/stm32f0xx_i2c.c @@ -0,0 +1,1585 @@ +/** + ****************************************************************************** + * @file stm32f0xx_i2c.c + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file provides firmware functions to manage the following + * functionalities of the Inter-Integrated circuit (I2C): + * + Initialization and Configuration + * + Communications handling + * + SMBUS management + * + I2C registers management + * + Data transfers management + * + DMA transfers management + * + Interrupts and flags management + * + * @verbatim + ============================================================================ + ##### How to use this driver ##### + ============================================================================ + [..] + (#) Enable peripheral clock using RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2Cx, ENABLE) + function for I2C1 or I2C2. + (#) Enable SDA, SCL and SMBA (when used) GPIO clocks using + RCC_AHBPeriphClockCmd() function. + (#) Peripherals alternate function: + (++) Connect the pin to the desired peripherals' Alternate + Function (AF) using GPIO_PinAFConfig() function. + (++) Configure the desired pin in alternate function by: + GPIO_InitStruct->GPIO_Mode = GPIO_Mode_AF + (++) Select the type, OpenDrain and speed via + GPIO_PuPd, GPIO_OType and GPIO_Speed members + (++) Call GPIO_Init() function. + (#) Program the Mode, Timing , Own address, Ack and Acknowledged Address + using the I2C_Init() function. + (#) Optionally you can enable/configure the following parameters without + re-initialization (i.e there is no need to call again I2C_Init() function): + (++) Enable the acknowledge feature using I2C_AcknowledgeConfig() function. + (++) Enable the dual addressing mode using I2C_DualAddressCmd() function. + (++) Enable the general call using the I2C_GeneralCallCmd() function. + (++) Enable the clock stretching using I2C_StretchClockCmd() function. + (++) Enable the PEC Calculation using I2C_CalculatePEC() function. + (++) For SMBus Mode: + (+++) Enable the SMBusAlert pin using I2C_SMBusAlertCmd() function. + (#) Enable the NVIC and the corresponding interrupt using the function + I2C_ITConfig() if you need to use interrupt mode. + (#) When using the DMA mode + (++) Configure the DMA using DMA_Init() function. + (++) Active the needed channel Request using I2C_DMACmd() function. + (#) Enable the I2C using the I2C_Cmd() function. + (#) Enable the DMA using the DMA_Cmd() function when using DMA mode in the + transfers. + [..] + (@) When using I2C in Fast Mode Plus, SCL and SDA pin 20mA current drive capability + must be enabled by setting the driving capability control bit in SYSCFG. + + @endverbatim + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx_i2c.h" +#include "stm32f0xx_rcc.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @defgroup I2C + * @brief I2C driver modules + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ + +#define CR1_CLEAR_MASK ((uint32_t)0x00CFE0FF) /*I2C_AnalogFilter)); + assert_param(IS_I2C_DIGITAL_FILTER(I2C_InitStruct->I2C_DigitalFilter)); + assert_param(IS_I2C_MODE(I2C_InitStruct->I2C_Mode)); + assert_param(IS_I2C_OWN_ADDRESS1(I2C_InitStruct->I2C_OwnAddress1)); + assert_param(IS_I2C_ACK(I2C_InitStruct->I2C_Ack)); + assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress)); + + /* Disable I2Cx Peripheral */ + I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_PE); + + /*---------------------------- I2Cx FILTERS Configuration ------------------*/ + /* Get the I2Cx CR1 value */ + tmpreg = I2Cx->CR1; + /* Clear I2Cx CR1 register */ + tmpreg &= CR1_CLEAR_MASK; + /* Configure I2Cx: analog and digital filter */ + /* Set ANFOFF bit according to I2C_AnalogFilter value */ + /* Set DFN bits according to I2C_DigitalFilter value */ + tmpreg |= (uint32_t)I2C_InitStruct->I2C_AnalogFilter |(I2C_InitStruct->I2C_DigitalFilter << 8); + + /* Write to I2Cx CR1 */ + I2Cx->CR1 = tmpreg; + + /*---------------------------- I2Cx TIMING Configuration -------------------*/ + /* Configure I2Cx: Timing */ + /* Set TIMINGR bits according to I2C_Timing */ + /* Write to I2Cx TIMING */ + I2Cx->TIMINGR = I2C_InitStruct->I2C_Timing & TIMING_CLEAR_MASK; + + /* Enable I2Cx Peripheral */ + I2Cx->CR1 |= I2C_CR1_PE; + + /*---------------------------- I2Cx OAR1 Configuration ---------------------*/ + /* Clear tmpreg local variable */ + tmpreg = 0; + /* Clear OAR1 register */ + I2Cx->OAR1 = (uint32_t)tmpreg; + /* Clear OAR2 register */ + I2Cx->OAR2 = (uint32_t)tmpreg; + /* Configure I2Cx: Own Address1 and acknowledged address */ + /* Set OA1MODE bit according to I2C_AcknowledgedAddress value */ + /* Set OA1 bits according to I2C_OwnAddress1 value */ + tmpreg = (uint32_t)((uint32_t)I2C_InitStruct->I2C_AcknowledgedAddress | \ + (uint32_t)I2C_InitStruct->I2C_OwnAddress1); + /* Write to I2Cx OAR1 */ + I2Cx->OAR1 = tmpreg; + /* Enable Own Address1 acknowledgement */ + I2Cx->OAR1 |= I2C_OAR1_OA1EN; + + /*---------------------------- I2Cx MODE Configuration ---------------------*/ + /* Configure I2Cx: mode */ + /* Set SMBDEN and SMBHEN bits according to I2C_Mode value */ + tmpreg = I2C_InitStruct->I2C_Mode; + /* Write to I2Cx CR1 */ + I2Cx->CR1 |= tmpreg; + + /*---------------------------- I2Cx ACK Configuration ----------------------*/ + /* Get the I2Cx CR2 value */ + tmpreg = I2Cx->CR2; + /* Clear I2Cx CR2 register */ + tmpreg &= CR2_CLEAR_MASK; + /* Configure I2Cx: acknowledgement */ + /* Set NACK bit according to I2C_Ack value */ + tmpreg |= I2C_InitStruct->I2C_Ack; + /* Write to I2Cx CR2 */ + I2Cx->CR2 = tmpreg; +} + +/** + * @brief Fills each I2C_InitStruct member with its default value. + * @param I2C_InitStruct: pointer to an I2C_InitTypeDef structure which will be initialized. + * @retval None + */ +void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct) +{ + /*---------------- Reset I2C init structure parameters values --------------*/ + /* Initialize the I2C_Timing member */ + I2C_InitStruct->I2C_Timing = 0; + /* Initialize the I2C_AnalogFilter member */ + I2C_InitStruct->I2C_AnalogFilter = I2C_AnalogFilter_Enable; + /* Initialize the I2C_DigitalFilter member */ + I2C_InitStruct->I2C_DigitalFilter = 0; + /* Initialize the I2C_Mode member */ + I2C_InitStruct->I2C_Mode = I2C_Mode_I2C; + /* Initialize the I2C_OwnAddress1 member */ + I2C_InitStruct->I2C_OwnAddress1 = 0; + /* Initialize the I2C_Ack member */ + I2C_InitStruct->I2C_Ack = I2C_Ack_Disable; + /* Initialize the I2C_AcknowledgedAddress member */ + I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit; +} + +/** + * @brief Enables or disables the specified I2C peripheral. + * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. + * @param NewState: new state of the I2Cx peripheral. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_I2C_ALL_PERIPH(I2Cx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + if (NewState != DISABLE) + { + /* Enable the selected I2C peripheral */ + I2Cx->CR1 |= I2C_CR1_PE; + } + else + { + /* Disable the selected I2C peripheral */ + I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_PE); + } +} + +/** + * @brief Enables or disables the specified I2C software reset. + * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. + * @retval None + */ +void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx) +{ + /* Check the parameters */ + assert_param(IS_I2C_ALL_PERIPH(I2Cx)); + + /* Disable peripheral */ + I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_PE); + + /* Perform a dummy read to delay the disable of peripheral for minimum + 3 APB clock cycles to perform the software reset functionality */ + *(__IO uint32_t *)(uint32_t)I2Cx; + + /* Enable peripheral */ + I2Cx->CR1 |= I2C_CR1_PE; +} + +/** + * @brief Enables or disables the specified I2C interrupts. + * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. + * @param I2C_IT: specifies the I2C interrupts sources to be enabled or disabled. + * This parameter can be any combination of the following values: + * @arg I2C_IT_ERRI: Error interrupt mask + * @arg I2C_IT_TCI: Transfer Complete interrupt mask + * @arg I2C_IT_STOPI: Stop Detection interrupt mask + * @arg I2C_IT_NACKI: Not Acknowledge received interrupt mask + * @arg I2C_IT_ADDRI: Address Match interrupt mask + * @arg I2C_IT_RXI: RX interrupt mask + * @arg I2C_IT_TXI: TX interrupt mask + * @param NewState: new state of the specified I2C interrupts. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void I2C_ITConfig(I2C_TypeDef* I2Cx, uint32_t I2C_IT, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_I2C_ALL_PERIPH(I2Cx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + assert_param(IS_I2C_CONFIG_IT(I2C_IT)); + + if (NewState != DISABLE) + { + /* Enable the selected I2C interrupts */ + I2Cx->CR1 |= I2C_IT; + } + else + { + /* Disable the selected I2C interrupts */ + I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_IT); + } +} + +/** + * @brief Enables or disables the I2C Clock stretching. + * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. + * @param NewState: new state of the I2Cx Clock stretching. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_I2C_ALL_PERIPH(I2Cx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable clock stretching */ + I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_NOSTRETCH); + } + else + { + /* Disable clock stretching */ + I2Cx->CR1 |= I2C_CR1_NOSTRETCH; + } +} + +/** + * @brief Enables or disables I2C wakeup from stop mode. + * This function is not applicable for STM32F030 devices. + * @param I2Cx: where x can be 1 to select the I2C peripheral. + * @param NewState: new state of the I2Cx stop mode. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void I2C_StopModeCmd(I2C_TypeDef* I2Cx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_I2C_1_PERIPH(I2Cx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable wakeup from stop mode */ + I2Cx->CR1 |= I2C_CR1_WUPEN; + } + else + { + /* Disable wakeup from stop mode */ + I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_WUPEN); + } +} + +/** + * @brief Enables or disables the I2C own address 2. + * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. + * @param NewState: new state of the I2C own address 2. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_I2C_ALL_PERIPH(I2Cx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable own address 2 */ + I2Cx->OAR2 |= I2C_OAR2_OA2EN; + } + else + { + /* Disable own address 2 */ + I2Cx->OAR2 &= (uint32_t)~((uint32_t)I2C_OAR2_OA2EN); + } +} + +/** + * @brief Configures the I2C slave own address 2 and mask. + * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. + * @param Address: specifies the slave address to be programmed. + * @param Mask: specifies own address 2 mask to be programmed. + * This parameter can be one of the following values: + * @arg I2C_OA2_NoMask: no mask. + * @arg I2C_OA2_Mask01: OA2[1] is masked and don't care. + * @arg I2C_OA2_Mask02: OA2[2:1] are masked and don't care. + * @arg I2C_OA2_Mask03: OA2[3:1] are masked and don't care. + * @arg I2C_OA2_Mask04: OA2[4:1] are masked and don't care. + * @arg I2C_OA2_Mask05: OA2[5:1] are masked and don't care. + * @arg I2C_OA2_Mask06: OA2[6:1] are masked and don't care. + * @arg I2C_OA2_Mask07: OA2[7:1] are masked and don't care. + * @retval None + */ +void I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, uint16_t Address, uint8_t Mask) +{ + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_I2C_ALL_PERIPH(I2Cx)); + assert_param(IS_I2C_OWN_ADDRESS2(Address)); + assert_param(IS_I2C_OWN_ADDRESS2_MASK(Mask)); + + /* Get the old register value */ + tmpreg = I2Cx->OAR2; + + /* Reset I2Cx OA2 bit [7:1] and OA2MSK bit [1:0] */ + tmpreg &= (uint32_t)~((uint32_t)(I2C_OAR2_OA2 | I2C_OAR2_OA2MSK)); + + /* Set I2Cx SADD */ + tmpreg |= (uint32_t)(((uint32_t)Address & I2C_OAR2_OA2) | \ + (((uint32_t)Mask << 8) & I2C_OAR2_OA2MSK)) ; + + /* Store the new register value */ + I2Cx->OAR2 = tmpreg; +} + +/** + * @brief Enables or disables the I2C general call mode. + * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. + * @param NewState: new state of the I2C general call mode. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_I2C_ALL_PERIPH(I2Cx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable general call mode */ + I2Cx->CR1 |= I2C_CR1_GCEN; + } + else + { + /* Disable general call mode */ + I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_GCEN); + } +} + +/** + * @brief Enables or disables the I2C slave byte control. + * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. + * @param NewState: new state of the I2C slave byte control. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void I2C_SlaveByteControlCmd(I2C_TypeDef* I2Cx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_I2C_ALL_PERIPH(I2Cx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable slave byte control */ + I2Cx->CR1 |= I2C_CR1_SBC; + } + else + { + /* Disable slave byte control */ + I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_SBC); + } +} + +/** + * @brief Configures the slave address to be transmitted after start generation. + * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. + * @param Address: specifies the slave address to be programmed. + * @note This function should be called before generating start condition. + * @retval None + */ +void I2C_SlaveAddressConfig(I2C_TypeDef* I2Cx, uint16_t Address) +{ + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_I2C_ALL_PERIPH(I2Cx)); + assert_param(IS_I2C_SLAVE_ADDRESS(Address)); + + /* Get the old register value */ + tmpreg = I2Cx->CR2; + + /* Reset I2Cx SADD bit [9:0] */ + tmpreg &= (uint32_t)~((uint32_t)I2C_CR2_SADD); + + /* Set I2Cx SADD */ + tmpreg |= (uint32_t)((uint32_t)Address & I2C_CR2_SADD); + + /* Store the new register value */ + I2Cx->CR2 = tmpreg; +} + +/** + * @brief Enables or disables the I2C 10-bit addressing mode for the master. + * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. + * @param NewState: new state of the I2C 10-bit addressing mode. + * This parameter can be: ENABLE or DISABLE. + * @note This function should be called before generating start condition. + * @retval None + */ +void I2C_10BitAddressingModeCmd(I2C_TypeDef* I2Cx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_I2C_ALL_PERIPH(I2Cx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable 10-bit addressing mode */ + I2Cx->CR2 |= I2C_CR2_ADD10; + } + else + { + /* Disable 10-bit addressing mode */ + I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_ADD10); + } +} + +/** + * @} + */ + + +/** @defgroup I2C_Group2 Communications handling functions + * @brief Communications handling functions + * +@verbatim + =============================================================================== + ##### Communications handling functions ##### + =============================================================================== + [..] This section provides a set of functions that handles I2C communication. + + [..] Automatic End mode is enabled using I2C_AutoEndCmd() function. When Reload + mode is enabled via I2C_ReloadCmd() AutoEnd bit has no effect. + + [..] I2C_NumberOfBytesConfig() function set the number of bytes to be transferred, + this configuration should be done before generating start condition in master + mode. + + [..] When switching from master write operation to read operation in 10Bit addressing + mode, master can only sends the 1st 7 bits of the 10 bit address, followed by + Read direction by enabling HEADR bit using I2C_10BitAddressHeader() function. + + [..] In master mode, when transferring more than 255 bytes Reload mode should be used + to handle communication. In the first phase of transfer, Nbytes should be set to + 255. After transferring these bytes TCR flag is set and I2C_TransferHandling() + function should be called to handle remaining communication. + + [..] In master mode, when software end mode is selected when all data is transferred + TC flag is set I2C_TransferHandling() function should be called to generate STOP + or generate ReStart. + +@endverbatim + * @{ + */ + +/** + * @brief Enables or disables the I2C automatic end mode (stop condition is + * automatically sent when nbytes data are transferred). + * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. + * @param NewState: new state of the I2C automatic end mode. + * This parameter can be: ENABLE or DISABLE. + * @note This function has effect if Reload mode is disabled. + * @retval None + */ +void I2C_AutoEndCmd(I2C_TypeDef* I2Cx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_I2C_ALL_PERIPH(I2Cx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable Auto end mode */ + I2Cx->CR2 |= I2C_CR2_AUTOEND; + } + else + { + /* Disable Auto end mode */ + I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_AUTOEND); + } +} + +/** + * @brief Enables or disables the I2C nbytes reload mode. + * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. + * @param NewState: new state of the nbytes reload mode. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void I2C_ReloadCmd(I2C_TypeDef* I2Cx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_I2C_ALL_PERIPH(I2Cx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable Auto Reload mode */ + I2Cx->CR2 |= I2C_CR2_RELOAD; + } + else + { + /* Disable Auto Reload mode */ + I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_RELOAD); + } +} + +/** + * @brief Configures the number of bytes to be transmitted/received. + * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. + * @param Number_Bytes: specifies the number of bytes to be programmed. + * @retval None + */ +void I2C_NumberOfBytesConfig(I2C_TypeDef* I2Cx, uint8_t Number_Bytes) +{ + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_I2C_ALL_PERIPH(I2Cx)); + + /* Get the old register value */ + tmpreg = I2Cx->CR2; + + /* Reset I2Cx Nbytes bit [7:0] */ + tmpreg &= (uint32_t)~((uint32_t)I2C_CR2_NBYTES); + + /* Set I2Cx Nbytes */ + tmpreg |= (uint32_t)(((uint32_t)Number_Bytes << 16 ) & I2C_CR2_NBYTES); + + /* Store the new register value */ + I2Cx->CR2 = tmpreg; +} + +/** + * @brief Configures the type of transfer request for the master. + * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. + * @param I2C_Direction: specifies the transfer request direction to be programmed. + * This parameter can be one of the following values: + * @arg I2C_Direction_Transmitter: Master request a write transfer + * @arg I2C_Direction_Receiver: Master request a read transfer + * @retval None + */ +void I2C_MasterRequestConfig(I2C_TypeDef* I2Cx, uint16_t I2C_Direction) +{ +/* Check the parameters */ + assert_param(IS_I2C_ALL_PERIPH(I2Cx)); + assert_param(IS_I2C_DIRECTION(I2C_Direction)); + + /* Test on the direction to set/reset the read/write bit */ + if (I2C_Direction == I2C_Direction_Transmitter) + { + /* Request a write Transfer */ + I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_RD_WRN); + } + else + { + /* Request a read Transfer */ + I2Cx->CR2 |= I2C_CR2_RD_WRN; + } +} + +/** + * @brief Generates I2Cx communication START condition. + * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. + * @param NewState: new state of the I2C START condition generation. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_I2C_ALL_PERIPH(I2Cx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Generate a START condition */ + I2Cx->CR2 |= I2C_CR2_START; + } + else + { + /* Disable the START condition generation */ + I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_START); + } +} + +/** + * @brief Generates I2Cx communication STOP condition. + * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. + * @param NewState: new state of the I2C STOP condition generation. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_I2C_ALL_PERIPH(I2Cx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Generate a STOP condition */ + I2Cx->CR2 |= I2C_CR2_STOP; + } + else + { + /* Disable the STOP condition generation */ + I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_STOP); + } +} + +/** + * @brief Enables or disables the I2C 10-bit header only mode with read direction. + * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. + * @param NewState: new state of the I2C 10-bit header only mode. + * This parameter can be: ENABLE or DISABLE. + * @note This mode can be used only when switching from master transmitter mode + * to master receiver mode. + * @retval None + */ +void I2C_10BitAddressHeaderCmd(I2C_TypeDef* I2Cx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_I2C_ALL_PERIPH(I2Cx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable 10-bit header only mode */ + I2Cx->CR2 |= I2C_CR2_HEAD10R; + } + else + { + /* Disable 10-bit header only mode */ + I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_HEAD10R); + } +} + +/** + * @brief Generates I2C communication Acknowledge. + * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. + * @param NewState: new state of the Acknowledge. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_I2C_ALL_PERIPH(I2Cx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable ACK generation */ + I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_NACK); + } + else + { + /* Enable NACK generation */ + I2Cx->CR2 |= I2C_CR2_NACK; + } +} + +/** + * @brief Returns the I2C slave matched address . + * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. + * @retval The value of the slave matched address . + */ +uint8_t I2C_GetAddressMatched(I2C_TypeDef* I2Cx) +{ + /* Check the parameters */ + assert_param(IS_I2C_ALL_PERIPH(I2Cx)); + + /* Return the slave matched address in the SR1 register */ + return (uint8_t)(((uint32_t)I2Cx->ISR & I2C_ISR_ADDCODE) >> 16) ; +} + +/** + * @brief Returns the I2C slave received request. + * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. + * @retval The value of the received request. + */ +uint16_t I2C_GetTransferDirection(I2C_TypeDef* I2Cx) +{ + uint32_t tmpreg = 0; + uint16_t direction = 0; + + /* Check the parameters */ + assert_param(IS_I2C_ALL_PERIPH(I2Cx)); + + /* Return the slave matched address in the SR1 register */ + tmpreg = (uint32_t)(I2Cx->ISR & I2C_ISR_DIR); + + /* If write transfer is requested */ + if (tmpreg == 0) + { + /* write transfer is requested */ + direction = I2C_Direction_Transmitter; + } + else + { + /* Read transfer is requested */ + direction = I2C_Direction_Receiver; + } + return direction; +} + +/** + * @brief Handles I2Cx communication when starting transfer or during transfer (TC or TCR flag are set). + * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. + * @param Address: specifies the slave address to be programmed. + * @param Number_Bytes: specifies the number of bytes to be programmed. + * This parameter must be a value between 0 and 255. + * @param ReloadEndMode: new state of the I2C START condition generation. + * This parameter can be one of the following values: + * @arg I2C_Reload_Mode: Enable Reload mode . + * @arg I2C_AutoEnd_Mode: Enable Automatic end mode. + * @arg I2C_SoftEnd_Mode: Enable Software end mode. + * @param StartStopMode: new state of the I2C START condition generation. + * This parameter can be one of the following values: + * @arg I2C_No_StartStop: Don't Generate stop and start condition. + * @arg I2C_Generate_Stop: Generate stop condition (Number_Bytes should be set to 0). + * @arg I2C_Generate_Start_Read: Generate Restart for read request. + * @arg I2C_Generate_Start_Write: Generate Restart for write request. + * @retval None + */ +void I2C_TransferHandling(I2C_TypeDef* I2Cx, uint16_t Address, uint8_t Number_Bytes, uint32_t ReloadEndMode, uint32_t StartStopMode) +{ + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_I2C_ALL_PERIPH(I2Cx)); + assert_param(IS_I2C_SLAVE_ADDRESS(Address)); + assert_param(IS_RELOAD_END_MODE(ReloadEndMode)); + assert_param(IS_START_STOP_MODE(StartStopMode)); + + /* Get the CR2 register value */ + tmpreg = I2Cx->CR2; + + /* clear tmpreg specific bits */ + tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP)); + + /* update tmpreg */ + tmpreg |= (uint32_t)(((uint32_t)Address & I2C_CR2_SADD) | (((uint32_t)Number_Bytes << 16 ) & I2C_CR2_NBYTES) | \ + (uint32_t)ReloadEndMode | (uint32_t)StartStopMode); + + /* update CR2 register */ + I2Cx->CR2 = tmpreg; +} + +/** + * @} + */ + + +/** @defgroup I2C_Group3 SMBUS management functions + * @brief SMBUS management functions + * +@verbatim + =============================================================================== + ##### SMBUS management functions ##### + =============================================================================== + [..] This section provides a set of functions that handles SMBus communication + and timeouts detection. + + [..] The SMBus Device default address (0b1100 001) is enabled by calling I2C_Init() + function and setting I2C_Mode member of I2C_InitTypeDef() structure to + I2C_Mode_SMBusDevice. + + [..] The SMBus Host address (0b0001 000) is enabled by calling I2C_Init() + function and setting I2C_Mode member of I2C_InitTypeDef() structure to + I2C_Mode_SMBusHost. + + [..] The Alert Response Address (0b0001 100) is enabled using I2C_SMBusAlertCmd() + function. + + [..] To detect cumulative SCL stretch in master and slave mode, TIMEOUTB should be + configured (in accordance to SMBus specification) using I2C_TimeoutBConfig() + function then I2C_ExtendedClockTimeoutCmd() function should be called to enable + the detection. + + [..] SCL low timeout is detected by configuring TIMEOUTB using I2C_TimeoutBConfig() + function followed by the call of I2C_ClockTimeoutCmd(). When adding to this + procedure the call of I2C_IdleClockTimeoutCmd() function, Bus Idle condition + (both SCL and SDA high) is detected also. + +@endverbatim + * @{ + */ + +/** + * @brief Enables or disables I2C SMBus alert. + * @param I2Cx: where x can be 1 to select the I2C peripheral. + * @param NewState: new state of the I2Cx SMBus alert. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void I2C_SMBusAlertCmd(I2C_TypeDef* I2Cx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_I2C_1_PERIPH(I2Cx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable SMBus alert */ + I2Cx->CR1 |= I2C_CR1_ALERTEN; + } + else + { + /* Disable SMBus alert */ + I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_ALERTEN); + } +} + +/** + * @brief Enables or disables I2C Clock Timeout (SCL Timeout detection). + * @param I2Cx: where x can be 1 to select the I2C peripheral. + * @param NewState: new state of the I2Cx clock Timeout. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void I2C_ClockTimeoutCmd(I2C_TypeDef* I2Cx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_I2C_1_PERIPH(I2Cx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable Clock Timeout */ + I2Cx->TIMEOUTR |= I2C_TIMEOUTR_TIMOUTEN; + } + else + { + /* Disable Clock Timeout */ + I2Cx->TIMEOUTR &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TIMOUTEN); + } +} + +/** + * @brief Enables or disables I2C Extended Clock Timeout (SCL cumulative Timeout detection). + * @param I2Cx: where x can be 1 to select the I2C peripheral. + * @param NewState: new state of the I2Cx Extended clock Timeout. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void I2C_ExtendedClockTimeoutCmd(I2C_TypeDef* I2Cx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_I2C_1_PERIPH(I2Cx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable Clock Timeout */ + I2Cx->TIMEOUTR |= I2C_TIMEOUTR_TEXTEN; + } + else + { + /* Disable Clock Timeout */ + I2Cx->TIMEOUTR &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TEXTEN); + } +} + +/** + * @brief Enables or disables I2C Idle Clock Timeout (Bus idle SCL and SDA + * high detection). + * @param I2Cx: where x can be 1 to select the I2C peripheral. + * @param NewState: new state of the I2Cx Idle clock Timeout. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void I2C_IdleClockTimeoutCmd(I2C_TypeDef* I2Cx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_I2C_1_PERIPH(I2Cx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable Clock Timeout */ + I2Cx->TIMEOUTR |= I2C_TIMEOUTR_TIDLE; + } + else + { + /* Disable Clock Timeout */ + I2Cx->TIMEOUTR &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TIDLE); + } +} + +/** + * @brief Configures the I2C Bus Timeout A (SCL Timeout when TIDLE = 0 or Bus + * idle SCL and SDA high when TIDLE = 1). + * @param I2Cx: where x can be 1 to select the I2C peripheral. + * @param Timeout: specifies the TimeoutA to be programmed. + * @retval None + */ +void I2C_TimeoutAConfig(I2C_TypeDef* I2Cx, uint16_t Timeout) +{ + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_I2C_1_PERIPH(I2Cx)); + assert_param(IS_I2C_TIMEOUT(Timeout)); + + /* Get the old register value */ + tmpreg = I2Cx->TIMEOUTR; + + /* Reset I2Cx TIMEOUTA bit [11:0] */ + tmpreg &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TIMEOUTA); + + /* Set I2Cx TIMEOUTA */ + tmpreg |= (uint32_t)((uint32_t)Timeout & I2C_TIMEOUTR_TIMEOUTA) ; + + /* Store the new register value */ + I2Cx->TIMEOUTR = tmpreg; +} + +/** + * @brief Configures the I2C Bus Timeout B (SCL cumulative Timeout). + * @param I2Cx: where x can be 1 to select the I2C peripheral. + * @param Timeout: specifies the TimeoutB to be programmed. + * @retval None + */ +void I2C_TimeoutBConfig(I2C_TypeDef* I2Cx, uint16_t Timeout) +{ + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_I2C_1_PERIPH(I2Cx)); + assert_param(IS_I2C_TIMEOUT(Timeout)); + + /* Get the old register value */ + tmpreg = I2Cx->TIMEOUTR; + + /* Reset I2Cx TIMEOUTB bit [11:0] */ + tmpreg &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TIMEOUTB); + + /* Set I2Cx TIMEOUTB */ + tmpreg |= (uint32_t)(((uint32_t)Timeout << 16) & I2C_TIMEOUTR_TIMEOUTB) ; + + /* Store the new register value */ + I2Cx->TIMEOUTR = tmpreg; +} + +/** + * @brief Enables or disables I2C PEC calculation. + * @param I2Cx: where x can be 1 to select the I2C peripheral. + * @param NewState: new state of the I2Cx PEC calculation. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_I2C_1_PERIPH(I2Cx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable PEC calculation */ + I2Cx->CR1 |= I2C_CR1_PECEN; + } + else + { + /* Disable PEC calculation */ + I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_PECEN); + } +} + +/** + * @brief Enables or disables I2C PEC transmission/reception request. + * @param I2Cx: where x can be 1 to select the I2C peripheral. + * @param NewState: new state of the I2Cx PEC request. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void I2C_PECRequestCmd(I2C_TypeDef* I2Cx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_I2C_1_PERIPH(I2Cx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable PEC transmission/reception request */ + I2Cx->CR2 |= I2C_CR2_PECBYTE; + } + else + { + /* Disable PEC transmission/reception request */ + I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_PECBYTE); + } +} + +/** + * @brief Returns the I2C PEC. + * @param I2Cx: where x can be 1 to select the I2C peripheral. + * @retval The value of the PEC . + */ +uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx) +{ + /* Check the parameters */ + assert_param(IS_I2C_1_PERIPH(I2Cx)); + + /* Return the slave matched address in the SR1 register */ + return (uint8_t)((uint32_t)I2Cx->PECR & I2C_PECR_PEC); +} + +/** + * @} + */ + + +/** @defgroup I2C_Group4 I2C registers management functions + * @brief I2C registers management functions + * +@verbatim + =============================================================================== + ##### I2C registers management functions ##### + =============================================================================== + [..] This section provides a functions that allow user the management of + I2C registers. + +@endverbatim + * @{ + */ + + /** + * @brief Reads the specified I2C register and returns its value. + * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. + * @param I2C_Register: specifies the register to read. + * This parameter can be one of the following values: + * @arg I2C_Register_CR1: CR1 register. + * @arg I2C_Register_CR2: CR2 register. + * @arg I2C_Register_OAR1: OAR1 register. + * @arg I2C_Register_OAR2: OAR2 register. + * @arg I2C_Register_TIMINGR: TIMING register. + * @arg I2C_Register_TIMEOUTR: TIMEOUTR register. + * @arg I2C_Register_ISR: ISR register. + * @arg I2C_Register_ICR: ICR register. + * @arg I2C_Register_PECR: PECR register. + * @arg I2C_Register_RXDR: RXDR register. + * @arg I2C_Register_TXDR: TXDR register. + * @retval The value of the read register. + */ +uint32_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register) +{ + __IO uint32_t tmp = 0; + + /* Check the parameters */ + assert_param(IS_I2C_ALL_PERIPH(I2Cx)); + assert_param(IS_I2C_REGISTER(I2C_Register)); + + tmp = (uint32_t)I2Cx; + tmp += I2C_Register; + + /* Return the selected register value */ + return (*(__IO uint32_t *) tmp); +} + +/** + * @} + */ + +/** @defgroup I2C_Group5 Data transfers management functions + * @brief Data transfers management functions + * +@verbatim + =============================================================================== + ##### Data transfers management functions ##### + =============================================================================== + [..] This subsection provides a set of functions allowing to manage + the I2C data transfers. + + [..] The read access of the I2C_RXDR register can be done using + the I2C_ReceiveData() function and returns the received value. + Whereas a write access to the I2C_TXDR can be done using I2C_SendData() + function and stores the written data into TXDR. +@endverbatim + * @{ + */ + +/** + * @brief Sends a data byte through the I2Cx peripheral. + * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. + * @param Data: Byte to be transmitted.. + * @retval None + */ +void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data) +{ + /* Check the parameters */ + assert_param(IS_I2C_ALL_PERIPH(I2Cx)); + + /* Write in the DR register the data to be sent */ + I2Cx->TXDR = (uint8_t)Data; +} + +/** + * @brief Returns the most recent received data by the I2Cx peripheral. + * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. + * @retval The value of the received data. + */ +uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx) +{ + /* Check the parameters */ + assert_param(IS_I2C_ALL_PERIPH(I2Cx)); + + /* Return the data in the DR register */ + return (uint8_t)I2Cx->RXDR; +} + +/** + * @} + */ + + +/** @defgroup I2C_Group6 DMA transfers management functions + * @brief DMA transfers management functions + * +@verbatim + =============================================================================== + ##### DMA transfers management functions ##### + =============================================================================== + [..] This section provides two functions that can be used only in DMA mode. + [..] In DMA Mode, the I2C communication can be managed by 2 DMA Channel + requests: + (#) I2C_DMAReq_Tx: specifies the Tx buffer DMA transfer request. + (#) I2C_DMAReq_Rx: specifies the Rx buffer DMA transfer request. + [..] In this Mode it is advised to use the following function: + (+) I2C_DMACmd(I2C_TypeDef* I2Cx, uint32_t I2C_DMAReq, FunctionalState NewState); +@endverbatim + * @{ + */ + +/** + * @brief Enables or disables the I2C DMA interface. + * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. + * @param I2C_DMAReq: specifies the I2C DMA transfer request to be enabled or disabled. + * This parameter can be any combination of the following values: + * @arg I2C_DMAReq_Tx: Tx DMA transfer request + * @arg I2C_DMAReq_Rx: Rx DMA transfer request + * @param NewState: new state of the selected I2C DMA transfer request. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void I2C_DMACmd(I2C_TypeDef* I2Cx, uint32_t I2C_DMAReq, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_I2C_ALL_PERIPH(I2Cx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + assert_param(IS_I2C_DMA_REQ(I2C_DMAReq)); + + if (NewState != DISABLE) + { + /* Enable the selected I2C DMA requests */ + I2Cx->CR1 |= I2C_DMAReq; + } + else + { + /* Disable the selected I2C DMA requests */ + I2Cx->CR1 &= (uint32_t)~I2C_DMAReq; + } +} +/** + * @} + */ + + +/** @defgroup I2C_Group7 Interrupts and flags management functions + * @brief Interrupts and flags management functions + * +@verbatim + =============================================================================== + ##### Interrupts and flags management functions ##### + =============================================================================== + [..] This section provides functions allowing to configure the I2C Interrupts + sources and check or clear the flags or pending bits status. + The user should identify which mode will be used in his application to manage + the communication: Polling mode, Interrupt mode or DMA mode(refer I2C_Group6). + + *** Polling Mode *** + ==================== + [..] In Polling Mode, the I2C communication can be managed by 15 flags: + (#) I2C_FLAG_TXE: to indicate the status of Transmit data register empty flag. + (#) I2C_FLAG_TXIS: to indicate the status of Transmit interrupt status flag . + (#) I2C_FLAG_RXNE: to indicate the status of Receive data register not empty flag. + (#) I2C_FLAG_ADDR: to indicate the status of Address matched flag (slave mode). + (#) I2C_FLAG_NACKF: to indicate the status of NACK received flag. + (#) I2C_FLAG_STOPF: to indicate the status of STOP detection flag. + (#) I2C_FLAG_TC: to indicate the status of Transfer complete flag(master mode). + (#) I2C_FLAG_TCR: to indicate the status of Transfer complete reload flag. + (#) I2C_FLAG_BERR: to indicate the status of Bus error flag. + (#) I2C_FLAG_ARLO: to indicate the status of Arbitration lost flag. + (#) I2C_FLAG_OVR: to indicate the status of Overrun/Underrun flag. + (#) I2C_FLAG_PECERR: to indicate the status of PEC error in reception flag. + (#) I2C_FLAG_TIMEOUT: to indicate the status of Timeout or Tlow detection flag. + (#) I2C_FLAG_ALERT: to indicate the status of SMBus Alert flag. + (#) I2C_FLAG_BUSY: to indicate the status of Bus busy flag. + + [..] In this Mode it is advised to use the following functions: + (+) FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG); + (+) void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG); + + [..] + (@)Do not use the BUSY flag to handle each data transmission or reception.It is + better to use the TXIS and RXNE flags instead. + + *** Interrupt Mode *** + ====================== + [..] In Interrupt Mode, the I2C communication can be managed by 7 interrupt sources + and 15 pending bits: + [..] Interrupt Source: + (#) I2C_IT_ERRI: specifies the interrupt source for the Error interrupt. + (#) I2C_IT_TCI: specifies the interrupt source for the Transfer Complete interrupt. + (#) I2C_IT_STOPI: specifies the interrupt source for the Stop Detection interrupt. + (#) I2C_IT_NACKI: specifies the interrupt source for the Not Acknowledge received interrupt. + (#) I2C_IT_ADDRI: specifies the interrupt source for the Address Match interrupt. + (#) I2C_IT_RXI: specifies the interrupt source for the RX interrupt. + (#) I2C_IT_TXI: specifies the interrupt source for the TX interrupt. + + [..] Pending Bits: + (#) I2C_IT_TXIS: to indicate the status of Transmit interrupt status flag. + (#) I2C_IT_RXNE: to indicate the status of Receive data register not empty flag. + (#) I2C_IT_ADDR: to indicate the status of Address matched flag (slave mode). + (#) I2C_IT_NACKF: to indicate the status of NACK received flag. + (#) I2C_IT_STOPF: to indicate the status of STOP detection flag. + (#) I2C_IT_TC: to indicate the status of Transfer complete flag (master mode). + (#) I2C_IT_TCR: to indicate the status of Transfer complete reload flag. + (#) I2C_IT_BERR: to indicate the status of Bus error flag. + (#) I2C_IT_ARLO: to indicate the status of Arbitration lost flag. + (#) I2C_IT_OVR: to indicate the status of Overrun/Underrun flag. + (#) I2C_IT_PECERR: to indicate the status of PEC error in reception flag. + (#) I2C_IT_TIMEOUT: to indicate the status of Timeout or Tlow detection flag. + (#) I2C_IT_ALERT: to indicate the status of SMBus Alert flag. + + [..] In this Mode it is advised to use the following functions: + (+) void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT); + (+) ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT); + +@endverbatim + * @{ + */ + +/** + * @brief Checks whether the specified I2C flag is set or not. + * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. + * @param I2C_FLAG: specifies the flag to check. + * This parameter can be one of the following values: + * @arg I2C_FLAG_TXE: Transmit data register empty + * @arg I2C_FLAG_TXIS: Transmit interrupt status + * @arg I2C_FLAG_RXNE: Receive data register not empty + * @arg I2C_FLAG_ADDR: Address matched (slave mode) + * @arg I2C_FLAG_NACKF: NACK received flag + * @arg I2C_FLAG_STOPF: STOP detection flag + * @arg I2C_FLAG_TC: Transfer complete (master mode) + * @arg I2C_FLAG_TCR: Transfer complete reload + * @arg I2C_FLAG_BERR: Bus error + * @arg I2C_FLAG_ARLO: Arbitration lost + * @arg I2C_FLAG_OVR: Overrun/Underrun + * @arg I2C_FLAG_PECERR: PEC error in reception + * @arg I2C_FLAG_TIMEOUT: Timeout or Tlow detection flag + * @arg I2C_FLAG_ALERT: SMBus Alert + * @arg I2C_FLAG_BUSY: Bus busy + * @retval The new state of I2C_FLAG (SET or RESET). + */ +FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG) +{ + uint32_t tmpreg = 0; + FlagStatus bitstatus = RESET; + + /* Check the parameters */ + assert_param(IS_I2C_ALL_PERIPH(I2Cx)); + assert_param(IS_I2C_GET_FLAG(I2C_FLAG)); + + /* Get the ISR register value */ + tmpreg = I2Cx->ISR; + + /* Get flag status */ + tmpreg &= I2C_FLAG; + + if(tmpreg != 0) + { + /* I2C_FLAG is set */ + bitstatus = SET; + } + else + { + /* I2C_FLAG is reset */ + bitstatus = RESET; + } + return bitstatus; +} + +/** + * @brief Clears the I2Cx's pending flags. + * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. + * @param I2C_FLAG: specifies the flag to clear. + * This parameter can be any combination of the following values: + * @arg I2C_FLAG_ADDR: Address matched (slave mode) + * @arg I2C_FLAG_NACKF: NACK received flag + * @arg I2C_FLAG_STOPF: STOP detection flag + * @arg I2C_FLAG_BERR: Bus error + * @arg I2C_FLAG_ARLO: Arbitration lost + * @arg I2C_FLAG_OVR: Overrun/Underrun + * @arg I2C_FLAG_PECERR: PEC error in reception + * @arg I2C_FLAG_TIMEOUT: Timeout or Tlow detection flag + * @arg I2C_FLAG_ALERT: SMBus Alert + * @retval The new state of I2C_FLAG (SET or RESET). + */ +void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG) +{ + /* Check the parameters */ + assert_param(IS_I2C_ALL_PERIPH(I2Cx)); + assert_param(IS_I2C_CLEAR_FLAG(I2C_FLAG)); + + /* Clear the selected flag */ + I2Cx->ICR = I2C_FLAG; + } + +/** + * @brief Checks whether the specified I2C interrupt has occurred or not. + * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. + * @param I2C_IT: specifies the interrupt source to check. + * This parameter can be one of the following values: + * @arg I2C_IT_TXIS: Transmit interrupt status + * @arg I2C_IT_RXNE: Receive data register not empty + * @arg I2C_IT_ADDR: Address matched (slave mode) + * @arg I2C_IT_NACKF: NACK received flag + * @arg I2C_IT_STOPF: STOP detection flag + * @arg I2C_IT_TC: Transfer complete (master mode) + * @arg I2C_IT_TCR: Transfer complete reload + * @arg I2C_IT_BERR: Bus error + * @arg I2C_IT_ARLO: Arbitration lost + * @arg I2C_IT_OVR: Overrun/Underrun + * @arg I2C_IT_PECERR: PEC error in reception + * @arg I2C_IT_TIMEOUT: Timeout or Tlow detection flag + * @arg I2C_IT_ALERT: SMBus Alert + * @retval The new state of I2C_IT (SET or RESET). + */ +ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT) +{ + uint32_t tmpreg = 0; + ITStatus bitstatus = RESET; + uint32_t enablestatus = 0; + + /* Check the parameters */ + assert_param(IS_I2C_ALL_PERIPH(I2Cx)); + assert_param(IS_I2C_GET_IT(I2C_IT)); + + /* Check if the interrupt source is enabled or not */ + /* If Error interrupt */ + if ((uint32_t)(I2C_IT & ERROR_IT_MASK)) + { + enablestatus = (uint32_t)((I2C_CR1_ERRIE) & (I2Cx->CR1)); + } + /* If TC interrupt */ + else if ((uint32_t)(I2C_IT & TC_IT_MASK)) + { + enablestatus = (uint32_t)((I2C_CR1_TCIE) & (I2Cx->CR1)); + } + else + { + enablestatus = (uint32_t)((I2C_IT) & (I2Cx->CR1)); + } + + /* Get the ISR register value */ + tmpreg = I2Cx->ISR; + + /* Get flag status */ + tmpreg &= I2C_IT; + + /* Check the status of the specified I2C flag */ + if((tmpreg != RESET) && enablestatus) + { + /* I2C_IT is set */ + bitstatus = SET; + } + else + { + /* I2C_IT is reset */ + bitstatus = RESET; + } + + /* Return the I2C_IT status */ + return bitstatus; +} + +/** + * @brief Clears the I2Cx's interrupt pending bits. + * @param I2Cx: where x can be 1 or 2 to select the I2C peripheral. + * @param I2C_IT: specifies the interrupt pending bit to clear. + * This parameter can be any combination of the following values: + * @arg I2C_IT_ADDR: Address matched (slave mode) + * @arg I2C_IT_NACKF: NACK received flag + * @arg I2C_IT_STOPF: STOP detection flag + * @arg I2C_IT_BERR: Bus error + * @arg I2C_IT_ARLO: Arbitration lost + * @arg I2C_IT_OVR: Overrun/Underrun + * @arg I2C_IT_PECERR: PEC error in reception + * @arg I2C_IT_TIMEOUT: Timeout or Tlow detection flag + * @arg I2C_IT_ALERT: SMBus Alert + * @retval The new state of I2C_IT (SET or RESET). + */ +void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT) +{ + /* Check the parameters */ + assert_param(IS_I2C_ALL_PERIPH(I2Cx)); + assert_param(IS_I2C_CLEAR_IT(I2C_IT)); + + /* Clear the selected flag */ + I2Cx->ICR = I2C_IT; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/src/stm32f0-stdperiph/stm32f0xx_iwdg.c b/system/src/stm32f0-stdperiph/stm32f0xx_iwdg.c new file mode 100644 index 0000000..b864cb5 --- /dev/null +++ b/system/src/stm32f0-stdperiph/stm32f0xx_iwdg.c @@ -0,0 +1,293 @@ +/** + ****************************************************************************** + * @file stm32f0xx_iwdg.c + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file provides firmware functions to manage the following + * functionalities of the Independent watchdog (IWDG) peripheral: + * + Prescaler and Counter configuration + * + IWDG activation + * + Flag management + * + * @verbatim + * + ============================================================================== + ##### IWDG features ##### + ============================================================================== + [..] The IWDG can be started by either software or hardware (configurable + through option byte). + + [..] The IWDG is clocked by its own dedicated low-speed clock (LSI) and + thus stays active even if the main clock fails. + Once the IWDG is started, the LSI is forced ON and cannot be disabled + (LSI cannot be disabled too), and the counter starts counting down from + the reset value of 0xFFF. When it reaches the end of count value (0x000) + a system reset is generated. + The IWDG counter should be reloaded at regular intervals to prevent + an MCU reset. + + [..] The IWDG is implemented in the VDD voltage domain that is still functional + in STOP and STANDBY mode (IWDG reset can wake-up from STANDBY). + + [..] IWDGRST flag in RCC_CSR register can be used to inform when a IWDG + reset occurs. + + [..] Min-max timeout value @40KHz (LSI): ~0.1ms / ~28.3s + The IWDG timeout may vary due to LSI frequency dispersion. STM32F0xx + devices provide the capability to measure the LSI frequency (LSI clock + should be seleted as RTC clock which is internally connected to TIM10 CH1 + input capture). The measured value can be used to have an IWDG timeout with + an acceptable accuracy. + For more information, please refer to the STM32F0xx Reference manual. + + ##### How to use this driver ##### + ============================================================================== + [..] This driver allows to use IWDG peripheral with either window option enabled + or disabled. To do so follow one of the two procedures below. + (#) Window option is enabled: + (++) Start the IWDG using IWDG_Enable() function, when the IWDG is used + in software mode (no need to enable the LSI, it will be enabled + by hardware). + (++) Enable write access to IWDG_PR and IWDG_RLR registers using + IWDG_WriteAccessCmd(IWDG_WriteAccess_Enable) function. + (++) Configure the IWDG prescaler using IWDG_SetPrescaler() function. + (++) Configure the IWDG counter value using IWDG_SetReload() function. + This value will be loaded in the IWDG counter each time the counter + is reloaded, then the IWDG will start counting down from this value. + (++) Wait for the IWDG registers to be updated using IWDG_GetFlagStatus() function. + (++) Configure the IWDG refresh window using IWDG_SetWindowValue() function. + + (#) Window option is disabled: + (++) Enable write access to IWDG_PR and IWDG_RLR registers using + IWDG_WriteAccessCmd(IWDG_WriteAccess_Enable) function. + (++) Configure the IWDG prescaler using IWDG_SetPrescaler() function. + (++) Configure the IWDG counter value using IWDG_SetReload() function. + This value will be loaded in the IWDG counter each time the counter + is reloaded, then the IWDG will start counting down from this value. + (++) Wait for the IWDG registers to be updated using IWDG_GetFlagStatus() function. + (++) reload the IWDG counter at regular intervals during normal operation + to prevent an MCU reset, using IWDG_ReloadCounter() function. + (++) Start the IWDG using IWDG_Enable() function, when the IWDG is used + in software mode (no need to enable the LSI, it will be enabled + by hardware). + + @endverbatim + * + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx_iwdg.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @defgroup IWDG + * @brief IWDG driver modules + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* ---------------------- IWDG registers bit mask ----------------------------*/ +/* KR register bit mask */ +#define KR_KEY_RELOAD ((uint16_t)0xAAAA) +#define KR_KEY_ENABLE ((uint16_t)0xCCCC) + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** @defgroup IWDG_Private_Functions + * @{ + */ + +/** @defgroup IWDG_Group1 Prescaler and Counter configuration functions + * @brief Prescaler and Counter configuration functions + * +@verbatim + ============================================================================== + ##### Prescaler and Counter configuration functions ##### + ============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Enables or disables write access to IWDG_PR and IWDG_RLR registers. + * @param IWDG_WriteAccess: new state of write access to IWDG_PR and IWDG_RLR registers. + * This parameter can be one of the following values: + * @arg IWDG_WriteAccess_Enable: Enable write access to IWDG_PR and IWDG_RLR registers + * @arg IWDG_WriteAccess_Disable: Disable write access to IWDG_PR and IWDG_RLR registers + * @retval None + */ +void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess) +{ + /* Check the parameters */ + assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess)); + IWDG->KR = IWDG_WriteAccess; +} + +/** + * @brief Sets IWDG Prescaler value. + * @param IWDG_Prescaler: specifies the IWDG Prescaler value. + * This parameter can be one of the following values: + * @arg IWDG_Prescaler_4: IWDG prescaler set to 4 + * @arg IWDG_Prescaler_8: IWDG prescaler set to 8 + * @arg IWDG_Prescaler_16: IWDG prescaler set to 16 + * @arg IWDG_Prescaler_32: IWDG prescaler set to 32 + * @arg IWDG_Prescaler_64: IWDG prescaler set to 64 + * @arg IWDG_Prescaler_128: IWDG prescaler set to 128 + * @arg IWDG_Prescaler_256: IWDG prescaler set to 256 + * @retval None + */ +void IWDG_SetPrescaler(uint8_t IWDG_Prescaler) +{ + /* Check the parameters */ + assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler)); + IWDG->PR = IWDG_Prescaler; +} + +/** + * @brief Sets IWDG Reload value. + * @param Reload: specifies the IWDG Reload value. + * This parameter must be a number between 0 and 0x0FFF. + * @retval None + */ +void IWDG_SetReload(uint16_t Reload) +{ + /* Check the parameters */ + assert_param(IS_IWDG_RELOAD(Reload)); + IWDG->RLR = Reload; +} + +/** + * @brief Reloads IWDG counter with value defined in the reload register + * (write access to IWDG_PR and IWDG_RLR registers disabled). + * @param None + * @retval None + */ +void IWDG_ReloadCounter(void) +{ + IWDG->KR = KR_KEY_RELOAD; +} + + +/** + * @brief Sets the IWDG window value. + * @param WindowValue: specifies the window value to be compared to the downcounter. + * @retval None + */ +void IWDG_SetWindowValue(uint16_t WindowValue) +{ + /* Check the parameters */ + assert_param(IS_IWDG_WINDOW_VALUE(WindowValue)); + IWDG->WINR = WindowValue; +} + +/** + * @} + */ + +/** @defgroup IWDG_Group2 IWDG activation function + * @brief IWDG activation function + * +@verbatim + ============================================================================== + ##### IWDG activation function ##### + ============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Enables IWDG (write access to IWDG_PR and IWDG_RLR registers disabled). + * @param None + * @retval None + */ +void IWDG_Enable(void) +{ + IWDG->KR = KR_KEY_ENABLE; +} + +/** + * @} + */ + +/** @defgroup IWDG_Group3 Flag management function + * @brief Flag management function + * +@verbatim + =============================================================================== + ##### Flag management function ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Checks whether the specified IWDG flag is set or not. + * @param IWDG_FLAG: specifies the flag to check. + * This parameter can be one of the following values: + * @arg IWDG_FLAG_PVU: Prescaler Value Update on going + * @arg IWDG_FLAG_RVU: Reload Value Update on going + * @arg IWDG_FLAG_WVU: Counter Window Value Update on going + * @retval The new state of IWDG_FLAG (SET or RESET). + */ +FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG) +{ + FlagStatus bitstatus = RESET; + /* Check the parameters */ + assert_param(IS_IWDG_FLAG(IWDG_FLAG)); + if ((IWDG->SR & IWDG_FLAG) != (uint32_t)RESET) + { + bitstatus = SET; + } + else + { + bitstatus = RESET; + } + /* Return the flag status */ + return bitstatus; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/src/stm32f0-stdperiph/stm32f0xx_misc.c b/system/src/stm32f0-stdperiph/stm32f0xx_misc.c new file mode 100644 index 0000000..d44d7fe --- /dev/null +++ b/system/src/stm32f0-stdperiph/stm32f0xx_misc.c @@ -0,0 +1,167 @@ +/** + ****************************************************************************** + * @file stm32f0xx_misc.c + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file provides all the miscellaneous firmware functions (add-on + * to CMSIS functions). + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx_misc.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @defgroup MISC + * @brief MISC driver modules + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** @defgroup MISC_Private_Functions + * @{ + */ +/** + * +@verbatim + ******************************************************************************* + ##### Interrupts configuration functions ##### + ******************************************************************************* + [..] This section provide functions allowing to configure the NVIC interrupts + (IRQ). The Cortex-M0 exceptions are managed by CMSIS functions. + (#) Enable and Configure the priority of the selected IRQ Channels. + The priority can be 0..3. + + -@- Lower priority values gives higher priority. + -@- Priority Order: + (#@) Lowest priority. + (#@) Lowest hardware priority (IRQn position). + +@endverbatim +*/ + +/** + * @brief Initializes the NVIC peripheral according to the specified + * parameters in the NVIC_InitStruct. + * @param NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains + * the configuration information for the specified NVIC peripheral. + * @retval None + */ +void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct) +{ + uint32_t tmppriority = 0x00; + + /* Check the parameters */ + assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd)); + assert_param(IS_NVIC_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPriority)); + + if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE) + { + /* Compute the Corresponding IRQ Priority --------------------------------*/ + tmppriority = NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel >> 0x02]; + tmppriority &= (uint32_t)(~(((uint32_t)0xFF) << ((NVIC_InitStruct->NVIC_IRQChannel & 0x03) * 8))); + tmppriority |= (uint32_t)((((uint32_t)NVIC_InitStruct->NVIC_IRQChannelPriority << 6) & 0xFF) << ((NVIC_InitStruct->NVIC_IRQChannel & 0x03) * 8)); + + NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel >> 0x02] = tmppriority; + + /* Enable the Selected IRQ Channels --------------------------------------*/ + NVIC->ISER[0] = (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F); + } + else + { + /* Disable the Selected IRQ Channels -------------------------------------*/ + NVIC->ICER[0] = (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F); + } +} + +/** + * @brief Selects the condition for the system to enter low power mode. + * @param LowPowerMode: Specifies the new mode for the system to enter low power mode. + * This parameter can be one of the following values: + * @arg NVIC_LP_SEVONPEND: Low Power SEV on Pend. + * @arg NVIC_LP_SLEEPDEEP: Low Power DEEPSLEEP request. + * @arg NVIC_LP_SLEEPONEXIT: Low Power Sleep on Exit. + * @param NewState: new state of LP condition. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_NVIC_LP(LowPowerMode)); + + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + SCB->SCR |= LowPowerMode; + } + else + { + SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode); + } +} + +/** + * @brief Configures the SysTick clock source. + * @param SysTick_CLKSource: specifies the SysTick clock source. + * This parameter can be one of the following values: + * @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source. + * @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source. + * @retval None + */ +void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource) +{ + /* Check the parameters */ + assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource)); + + if (SysTick_CLKSource == SysTick_CLKSource_HCLK) + { + SysTick->CTRL |= SysTick_CLKSource_HCLK; + } + else + { + SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8; + } +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/src/stm32f0-stdperiph/stm32f0xx_pwr.c b/system/src/stm32f0-stdperiph/stm32f0xx_pwr.c new file mode 100644 index 0000000..e5779c6 --- /dev/null +++ b/system/src/stm32f0-stdperiph/stm32f0xx_pwr.c @@ -0,0 +1,566 @@ +/** + ****************************************************************************** + * @file stm32f0xx_pwr.c + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file provides firmware functions to manage the following + * functionalities of the Power Controller (PWR) peripheral: + * + Backup Domain Access + * + PVD configuration + * + WakeUp pins configuration + * + Low Power modes configuration + * + Flags management + * + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx_pwr.h" +#include "stm32f0xx_rcc.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @defgroup PWR + * @brief PWR driver modules + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ + +/* ------------------ PWR registers bit mask ------------------------ */ + +/* CR register bit mask */ +#define CR_DS_MASK ((uint32_t)0xFFFFFFFC) +#define CR_PLS_MASK ((uint32_t)0xFFFFFF1F) + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** @defgroup PWR_Private_Functions + * @{ + */ + +/** @defgroup PWR_Group1 Backup Domain Access function + * @brief Backup Domain Access function + * +@verbatim + ============================================================================== + ##### Backup Domain Access function ##### + ============================================================================== + + [..] After reset, the Backup Domain Registers (RCC BDCR Register, RTC registers + and RTC backup registers) are protected against possible stray write accesses. + [..] To enable access to Backup domain use the PWR_BackupAccessCmd(ENABLE) function. + +@endverbatim + * @{ + */ + +/** + * @brief Deinitializes the PWR peripheral registers to their default reset values. + * @param None + * @retval None + */ +void PWR_DeInit(void) +{ + RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE); + RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE); +} + +/** + * @brief Enables or disables access to the Backup domain registers. + * @note If the HSE divided by 32 is used as the RTC clock, the + * Backup Domain Access should be kept enabled. + * @param NewState: new state of the access to the Backup domain registers. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void PWR_BackupAccessCmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the Backup Domain Access */ + PWR->CR |= PWR_CR_DBP; + } + else + { + /* Disable the Backup Domain Access */ + PWR->CR &= (uint32_t)~((uint32_t)PWR_CR_DBP); + } +} + +/** + * @} + */ + +/** @defgroup PWR_Group2 PVD configuration functions + * @brief PVD configuration functions + * +@verbatim + ============================================================================== + ##### PVD configuration functions ##### + ============================================================================== + [..] + (+) The PVD is used to monitor the VDD power supply by comparing it to a threshold + selected by the PVD Level (PLS[2:0] bits in the PWR_CR). + (+) A PVDO flag is available to indicate if VDD/VDDA is higher or lower than the + PVD threshold. This event is internally connected to the EXTI line16 + and can generate an interrupt if enabled through the EXTI registers. + (+) The PVD is stopped in Standby mode. + +@endverbatim + * @{ + */ + +/** + * @brief Configures the voltage threshold detected by the Power Voltage Detector(PVD). + * @note This function is not applicable for STM32F030 devices. + * @param PWR_PVDLevel: specifies the PVD detection level + * This parameter can be one of the following values: + * @arg PWR_PVDLevel_0 + * @arg PWR_PVDLevel_1 + * @arg PWR_PVDLevel_2 + * @arg PWR_PVDLevel_3 + * @arg PWR_PVDLevel_4 + * @arg PWR_PVDLevel_5 + * @arg PWR_PVDLevel_6 + * @arg PWR_PVDLevel_7 + * @note Refer to the electrical characteristics of your device datasheet for + * more details about the voltage threshold corresponding to each + * detection level. + * @retval None + */ +void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel) +{ + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel)); + + tmpreg = PWR->CR; + + /* Clear PLS[7:5] bits */ + tmpreg &= CR_PLS_MASK; + + /* Set PLS[7:5] bits according to PWR_PVDLevel value */ + tmpreg |= PWR_PVDLevel; + + /* Store the new value */ + PWR->CR = tmpreg; +} + +/** + * @brief Enables or disables the Power Voltage Detector(PVD). + * @note This function is not applicable for STM32F030 devices. + * @param NewState: new state of the PVD. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void PWR_PVDCmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the PVD */ + PWR->CR |= PWR_CR_PVDE; + } + else + { + /* Disable the PVD */ + PWR->CR &= (uint32_t)~((uint32_t)PWR_CR_PVDE); + } +} + +/** + * @} + */ + +/** @defgroup PWR_Group3 WakeUp pins configuration functions + * @brief WakeUp pins configuration functions + * +@verbatim + ============================================================================== + ##### WakeUp pin configuration functions ##### + ============================================================================== + + (+) WakeUp pins are used to wakeup the system from Standby mode. These pins are + forced in input pull down configuration and are active on rising edges. + (+) There are eight WakeUp pins: WakeUp Pin 1 on PA.00 and WakeUp Pin 2 on PC.13. + The following WakeUp pins are only applicable for STM32F072 dvices: + WakeUp Pin 3 on PE.06, WakeUp Pin 4 on PA.02, WakeUp Pin 5 on PC.05, + WakeUp Pin 6 on PB.05, WakeUp Pin 7 on PB.15 and WakeUp Pin 8 on PF.02. + +@endverbatim + * @{ + */ + +/** + * @brief Enables or disables the WakeUp Pin functionality. + * @param PWR_WakeUpPin: specifies the WakeUpPin. + * This parameter can be one of the following values + * @arg PWR_WakeUpPin_1 + * @arg PWR_WakeUpPin_2 + * @arg PWR_WakeUpPin_3, only applicable for STM32F072 devices + * @arg PWR_WakeUpPin_4, only applicable for STM32F072 devices + * @arg PWR_WakeUpPin_5, only applicable for STM32F072 devices + * @arg PWR_WakeUpPin_6, only applicable for STM32F072 devices + * @arg PWR_WakeUpPin_7, only applicable for STM32F072 devices + * @arg PWR_WakeUpPin_8, only applicable for STM32F072 devices + * @param NewState: new state of the WakeUp Pin functionality. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void PWR_WakeUpPinCmd(uint32_t PWR_WakeUpPin, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_PWR_WAKEUP_PIN(PWR_WakeUpPin)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the EWUPx pin */ + PWR->CSR |= PWR_WakeUpPin; + } + else + { + /* Disable the EWUPx pin */ + PWR->CSR &= ~PWR_WakeUpPin; + } +} + +/** + * @} + */ + + +/** @defgroup PWR_Group4 Low Power modes configuration functions + * @brief Low Power modes configuration functions + * +@verbatim + ============================================================================== + ##### Low Power modes configuration functions ##### + ============================================================================== + + [..] The devices feature three low-power modes: + (+) Sleep mode: Cortex-M0 core stopped, peripherals kept running. + (+) Stop mode: all clocks are stopped, regulator running, regulator in low power mode + (+) Standby mode: VCORE domain powered off + + *** Sleep mode *** + ================== + [..] + (+) Entry: + (++) The Sleep mode is entered by executing the WFE() or WFI() instructions. + (+) Exit: + (++) Any peripheral interrupt acknowledged by the nested vectored interrupt + controller (NVIC) can wake up the device from Sleep mode. + + *** Stop mode *** + ================= + [..] In Stop mode, all clocks in the VCORE domain are stopped, the PLL, the HSI, + the HSI14 and the HSE RC oscillators are disabled. Internal SRAM and register + contents are preserved. + The voltage regulator can be configured either in normal or low-power mode. + + (+) Entry: + (++) The Stop mode is entered using the PWR_EnterSTOPMode(PWR_Regulator_LowPower,) + function with regulator in LowPower or with Regulator ON. + (+) Exit: + (++) Any EXTI Line (Internal or External) configured in Interrupt/Event mode + or any internal IPs (I2C, UASRT or CEC) wakeup event. + + *** Standby mode *** + ==================== + [..] The Standby mode allows to achieve the lowest power consumption. It is based + on the Cortex-M0 deepsleep mode, with the voltage regulator disabled. + The VCORE domain is consequently powered off. The PLL, the HSI, the HSI14 + oscillator and the HSE oscillator are also switched off. SRAM and register + contents are lost except for the Backup domain (RTC registers, RTC backup + registers and Standby circuitry). + + [..] The voltage regulator is OFF. + + (+) Entry: + (++) The Standby mode is entered using the PWR_EnterSTANDBYMode() function. + (+) Exit: + (++) WKUP pin rising edge, RTC alarm (Alarm A and Alarm B), RTC wakeup, + tamper event, time-stamp event, external reset in NRST pin, IWDG reset. + + *** Auto-wakeup (AWU) from low-power mode *** + ============================================= + [..] The MCU can be woken up from low-power mode by an RTC Alarm event, a tamper + event, a time-stamp event, or a comparator event, without depending on an + external interrupt (Auto-wakeup mode). + + (+) RTC auto-wakeup (AWU) from the Stop mode + (++) To wake up from the Stop mode with an RTC alarm event, it is necessary to: + (+++) Configure the EXTI Line 17 to be sensitive to rising edges (Interrupt + or Event modes) using the EXTI_Init() function. + (+++) Enable the RTC Alarm Interrupt using the RTC_ITConfig() function + (+++) Configure the RTC to generate the RTC alarm using the RTC_SetAlarm() + and RTC_AlarmCmd() functions. + (++) To wake up from the Stop mode with an RTC Tamper or time stamp event, it + is necessary to: + (+++) Configure the EXTI Line 19 to be sensitive to rising edges (Interrupt + or Event modes) using the EXTI_Init() function. + (+++) Enable the RTC Tamper or time stamp Interrupt using the RTC_ITConfig() + function. + (+++) Configure the RTC to detect the tamper or time stamp event using the + RTC_TimeStampConfig(), RTC_TamperTriggerConfig() and RTC_TamperCmd() + functions. + + (+) RTC auto-wakeup (AWU) from the Standby mode + (++) To wake up from the Standby mode with an RTC alarm event, it is necessary to: + (+++) Enable the RTC Alarm Interrupt using the RTC_ITConfig() function. + (+++) Configure the RTC to generate the RTC alarm using the RTC_SetAlarm() + and RTC_AlarmCmd() functions. + (++) To wake up from the Standby mode with an RTC Tamper or time stamp event, it + is necessary to: + (+++) Enable the RTC Tamper or time stamp Interrupt using the RTC_ITConfig() + function. + (+++) Configure the RTC to detect the tamper or time stamp event using the + RTC_TimeStampConfig(), RTC_TamperTriggerConfig() and RTC_TamperCmd() + functions. + + (+) Comparator auto-wakeup (AWU) from the Stop mode + (++) To wake up from the Stop mode with an comparator 1 or comparator 2 wakeup + event, it is necessary to: + (+++) Configure the EXTI Line 21 for comparator 1 or EXTI Line 22 for comparator 2 + to be sensitive to to the selected edges (falling, rising or falling + and rising) (Interrupt or Event modes) using the EXTI_Init() function. + (+++) Configure the comparator to generate the event. + +@endverbatim + * @{ + */ + +/** + * @brief Enters Sleep mode. + * @note In Sleep mode, all I/O pins keep the same state as in Run mode. + * @param PWR_SLEEPEntry: specifies if SLEEP mode in entered with WFI or WFE instruction. + * This parameter can be one of the following values: + * @arg PWR_SLEEPEntry_WFI: enter SLEEP mode with WFI instruction + * @arg PWR_SLEEPEntry_WFE: enter SLEEP mode with WFE instruction + * @retval None + */ +void PWR_EnterSleepMode(uint8_t PWR_SLEEPEntry) +{ + /* Check the parameters */ + assert_param(IS_PWR_SLEEP_ENTRY(PWR_SLEEPEntry)); + + /* Clear SLEEPDEEP bit of Cortex-M0 System Control Register */ + SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk); + + /* Select SLEEP mode entry -------------------------------------------------*/ + if(PWR_SLEEPEntry == PWR_SLEEPEntry_WFI) + { + /* Request Wait For Interrupt */ + __WFI(); + } + else + { + /* Request Wait For Event */ + __SEV(); + __WFE(); + __WFE(); + } +} + +/** + * @brief Enters STOP mode. + * @note In Stop mode, all I/O pins keep the same state as in Run mode. + * @note When exiting Stop mode by issuing an interrupt or a wakeup event, + * the HSI RC oscillator is selected as system clock. + * @note When the voltage regulator operates in low power mode, an additional + * startup delay is incurred when waking up from Stop mode. + * By keeping the internal regulator ON during Stop mode, the consumption + * is higher although the startup time is reduced. + * @param PWR_Regulator: specifies the regulator state in STOP mode. + * This parameter can be one of the following values: + * @arg PWR_Regulator_ON: STOP mode with regulator ON + * @arg PWR_Regulator_LowPower: STOP mode with regulator in low power mode + * @param PWR_STOPEntry: specifies if STOP mode in entered with WFI or WFE instruction. + * This parameter can be one of the following values: + * @arg PWR_STOPEntry_WFI: enter STOP mode with WFI instruction + * @arg PWR_STOPEntry_WFE: enter STOP mode with WFE instruction + @arg PWR_STOPEntry_SLEEPONEXIT: enter STOP mode with SLEEPONEXIT instruction + * @retval None + */ +void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry) +{ + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_PWR_REGULATOR(PWR_Regulator)); + assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry)); + + /* Select the regulator state in STOP mode ---------------------------------*/ + tmpreg = PWR->CR; + /* Clear PDDS and LPDSR bits */ + tmpreg &= CR_DS_MASK; + + /* Set LPDSR bit according to PWR_Regulator value */ + tmpreg |= PWR_Regulator; + + /* Store the new value */ + PWR->CR = tmpreg; + + /* Set SLEEPDEEP bit of Cortex-M0 System Control Register */ + SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; + + /* Select STOP mode entry --------------------------------------------------*/ + if(PWR_STOPEntry == PWR_STOPEntry_WFI) + { + /* Request Wait For Interrupt */ + __WFI(); + /* Reset SLEEPDEEP bit of Cortex System Control Register */ + SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk); + } + else if (PWR_STOPEntry == PWR_STOPEntry_WFE) + { + /* Request Wait For Event */ + __WFE(); + /* Reset SLEEPDEEP bit of Cortex System Control Register */ + SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk); + } + else + { + /* Set SLEEP on exit bit of Cortex-M0 System Control Register */ + SCB->SCR |= SCB_SCR_SLEEPONEXIT_Msk; + } +} + +/** + * @brief Enters STANDBY mode. + * @note In Standby mode, all I/O pins are high impedance except for: + * - Reset pad (still available) + * - RTC_AF1 pin (PC13) if configured for Wakeup pin 2 (WKUP2), tamper, + * time-stamp, RTC Alarm out, or RTC clock calibration out. + * - WKUP pin 1 (PA0) if enabled. + * @note The Wakeup flag (WUF) need to be cleared at application level before to call this function + * @param None + * @retval None + */ +void PWR_EnterSTANDBYMode(void) +{ + /* Select STANDBY mode */ + PWR->CR |= PWR_CR_PDDS; + + /* Set SLEEPDEEP bit of Cortex-M0 System Control Register */ + SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; + + /* Request Wait For Interrupt */ + __WFI(); +} + +/** + * @} + */ + +/** @defgroup PWR_Group5 Flags management functions + * @brief Flags management functions + * +@verbatim + ============================================================================== + ##### Flags management functions ##### + ============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Checks whether the specified PWR flag is set or not. + * @param PWR_FLAG: specifies the flag to check. + * This parameter can be one of the following values: + * @arg PWR_FLAG_WU: Wake Up flag. This flag indicates that a wakeup + * event was received from the WKUP pin or from the RTC alarm + * (Alarm A or Alarm B), RTC Tamper event or RTC TimeStamp event. + * @arg PWR_FLAG_SB: StandBy flag. This flag indicates that the + * system was resumed from StandBy mode. + * @arg PWR_FLAG_PVDO: PVD Output. This flag is valid only if PVD + * is enabled by the PWR_PVDCmd() function. + * @arg PWR_FLAG_VREFINTRDY: Internal Voltage Reference Ready flag. + * This flag indicates the state of the internal voltage + * reference, VREFINT. + * @retval The new state of PWR_FLAG (SET or RESET). + */ +FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG) +{ + FlagStatus bitstatus = RESET; + /* Check the parameters */ + assert_param(IS_PWR_GET_FLAG(PWR_FLAG)); + + if ((PWR->CSR & PWR_FLAG) != (uint32_t)RESET) + { + bitstatus = SET; + } + else + { + bitstatus = RESET; + } + /* Return the flag status */ + return bitstatus; +} + +/** + * @brief Clears the PWR's pending flags. + * @param PWR_FLAG: specifies the flag to clear. + * This parameter can be one of the following values: + * @arg PWR_FLAG_WU: Wake Up flag + * @arg PWR_FLAG_SB: StandBy flag + * @retval None + */ +void PWR_ClearFlag(uint32_t PWR_FLAG) +{ + /* Check the parameters */ + assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG)); + + PWR->CR |= PWR_FLAG << 2; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/src/stm32f0-stdperiph/stm32f0xx_rcc.c b/system/src/stm32f0-stdperiph/stm32f0xx_rcc.c new file mode 100644 index 0000000..5b8af2c --- /dev/null +++ b/system/src/stm32f0-stdperiph/stm32f0xx_rcc.c @@ -0,0 +1,1781 @@ +/** + ****************************************************************************** + * @file stm32f0xx_rcc.c + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file provides firmware functions to manage the following + * functionalities of the Reset and clock control (RCC) peripheral: + * + Internal/external clocks, PLL, CSS and MCO configuration + * + System, AHB and APB busses clocks configuration + * + Peripheral clocks configuration + * + Interrupts and flags management + * + @verbatim + + =============================================================================== + ##### RCC specific features ##### + =============================================================================== + [..] After reset the device is running from HSI (8 MHz) with Flash 0 WS, + all peripherals are off except internal SRAM, Flash and SWD. + (#) There is no prescaler on High speed (AHB) and Low speed (APB) busses; + all peripherals mapped on these busses are running at HSI speed. + (#) The clock for all peripherals is switched off, except the SRAM and FLASH. + (#) All GPIOs are in input floating state, except the SWD pins which + are assigned to be used for debug purpose. + [..] Once the device started from reset, the user application has to: + (#) Configure the clock source to be used to drive the System clock + (if the application needs higher frequency/performance) + (#) Configure the System clock frequency and Flash settings + (#) Configure the AHB and APB busses prescalers + (#) Enable the clock for the peripheral(s) to be used + (#) Configure the clock source(s) for peripherals which clocks are not + derived from the System clock (ADC, CEC, I2C, USART, RTC and IWDG) + + @endverbatim + + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx_rcc.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @defgroup RCC + * @brief RCC driver modules + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ + +/* ---------------------- RCC registers mask -------------------------------- */ +/* RCC Flag Mask */ +#define FLAG_MASK ((uint8_t)0x1F) + +/* CR register byte 2 (Bits[23:16]) base address */ +#define CR_BYTE2_ADDRESS ((uint32_t)0x40021002) + +/* CFGR register byte 3 (Bits[31:23]) base address */ +#define CFGR_BYTE3_ADDRESS ((uint32_t)0x40021007) + +/* CIR register byte 1 (Bits[15:8]) base address */ +#define CIR_BYTE1_ADDRESS ((uint32_t)0x40021009) + +/* CIR register byte 2 (Bits[23:16]) base address */ +#define CIR_BYTE2_ADDRESS ((uint32_t)0x4002100A) + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9}; + +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** @defgroup RCC_Private_Functions + * @{ + */ + +/** @defgroup RCC_Group1 Internal and external clocks, PLL, CSS and MCO configuration functions + * @brief Internal and external clocks, PLL, CSS and MCO configuration functions + * +@verbatim + =============================================================================== + ##### Internal-external clocks, PLL, CSS and MCO configuration functions ##### + =============================================================================== + [..] This section provides functions allowing to configure the internal/external clocks, + PLL, CSS and MCO. + (#) HSI (high-speed internal), 8 MHz factory-trimmed RC used directly + or through the PLL as System clock source. + The HSI clock can be used also to clock the USART, I2C and CEC peripherals. + (#) HSI14 (high-speed internal for ADC), 14 MHz factory-trimmed RC used to clock + the ADC peripheral. + (#) LSI (low-speed internal), 40 KHz low consumption RC used as IWDG and/or RTC + clock source. + (#) HSE (high-speed external), 4 to 32 MHz crystal oscillator used directly or + through the PLL as System clock source. Can be used also as RTC clock source. + (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source. + LSE can be used also to clock the USART and CEC peripherals. + (#) PLL (clocked by HSI or HSE), for System clock. + (#) CSS (Clock security system), once enabled and if a HSE clock failure occurs + (HSE used directly or through PLL as System clock source), the System clock + is automatically switched to HSI and an interrupt is generated if enabled. + The interrupt is linked to the Cortex-M0 NMI (Non-Maskable Interrupt) + exception vector. + (#) MCO (microcontroller clock output), used to output SYSCLK, HSI, HSI14, LSI, + HSE, LSE or PLL (divided by 2) clock on PA8 pin. + +@endverbatim + * @{ + */ + +/** + * @brief Resets the RCC clock configuration to the default reset state. + * @note The default reset state of the clock configuration is given below: + * @note HSI ON and used as system clock source + * @note HSI14, HSE and PLL OFF + * @note AHB, APB prescaler set to 1. + * @note CSS and MCO OFF + * @note All interrupts disabled + * @note However, this function doesn't modify the configuration of the + * @note Peripheral clocks + * @note LSI, LSE and RTC clocks + * @param None + * @retval None + */ +void RCC_DeInit(void) +{ + /* Set HSION bit */ + RCC->CR |= (uint32_t)0x00000001; + +#if defined (STM32F051) + /* Reset SW[1:0], HPRE[3:0], PPRE[2:0] and MCOSEL[2:0] bits */ + RCC->CFGR &= (uint32_t)0xF8FFB80C; +#else + /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */ + RCC->CFGR &= (uint32_t)0x08FFB80C; +#endif /* STM32F051 */ + + /* Reset HSEON, CSSON and PLLON bits */ + RCC->CR &= (uint32_t)0xFEF6FFFF; + + /* Reset HSEBYP bit */ + RCC->CR &= (uint32_t)0xFFFBFFFF; + + /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */ + RCC->CFGR &= (uint32_t)0xFFC0FFFF; + + /* Reset PREDIV1[3:0] bits */ + RCC->CFGR2 &= (uint32_t)0xFFFFFFF0; + + /* Reset USARTSW[1:0], I2CSW, CECSW and ADCSW bits */ + RCC->CFGR3 &= (uint32_t)0xFFF0FEAC; + + /* Reset HSI14 bit */ + RCC->CR2 &= (uint32_t)0xFFFFFFFE; + + /* Disable all interrupts */ + RCC->CIR = 0x00000000; +} + +/** + * @brief Configures the External High Speed oscillator (HSE). + * @note After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application + * software should wait on HSERDY flag to be set indicating that HSE clock + * is stable and can be used to clock the PLL and/or system clock. + * @note HSE state can not be changed if it is used directly or through the + * PLL as system clock. In this case, you have to select another source + * of the system clock then change the HSE state (ex. disable it). + * @note The HSE is stopped by hardware when entering STOP and STANDBY modes. + * @note This function resets the CSSON bit, so if the Clock security system(CSS) + * was previously enabled you have to enable it again after calling this + * function. + * @param RCC_HSE: specifies the new state of the HSE. + * This parameter can be one of the following values: + * @arg RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after + * 6 HSE oscillator clock cycles. + * @arg RCC_HSE_ON: turn ON the HSE oscillator + * @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock + * @retval None + */ +void RCC_HSEConfig(uint8_t RCC_HSE) +{ + /* Check the parameters */ + assert_param(IS_RCC_HSE(RCC_HSE)); + + /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/ + *(__IO uint8_t *) CR_BYTE2_ADDRESS = RCC_HSE_OFF; + + /* Set the new HSE configuration -------------------------------------------*/ + *(__IO uint8_t *) CR_BYTE2_ADDRESS = RCC_HSE; + +} + +/** + * @brief Waits for HSE start-up. + * @note This function waits on HSERDY flag to be set and return SUCCESS if + * this flag is set, otherwise returns ERROR if the timeout is reached + * and this flag is not set. The timeout value is defined by the constant + * HSE_STARTUP_TIMEOUT in stm32f0xx.h file. You can tailor it depending + * on the HSE crystal used in your application. + * @note The HSE is stopped by hardware when entering STOP and STANDBY modes. + * @param None + * @retval An ErrorStatus enumeration value: + * - SUCCESS: HSE oscillator is stable and ready to use + * - ERROR: HSE oscillator not yet ready + */ +ErrorStatus RCC_WaitForHSEStartUp(void) +{ + __IO uint32_t StartUpCounter = 0; + ErrorStatus status = ERROR; + FlagStatus HSEStatus = RESET; + + /* Wait till HSE is ready and if timeout is reached exit */ + do + { + HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY); + StartUpCounter++; + } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET)); + + if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET) + { + status = SUCCESS; + } + else + { + status = ERROR; + } + return (status); +} + +/** + * @brief Adjusts the Internal High Speed oscillator (HSI) calibration value. + * @note The calibration is used to compensate for the variations in voltage + * and temperature that influence the frequency of the internal HSI RC. + * Refer to the Application Note AN4067 for more details on how to + * calibrate the HSI. + * @param HSICalibrationValue: specifies the HSI calibration trimming value. + * This parameter must be a number between 0 and 0x1F. + * @retval None + */ +void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue) +{ + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_RCC_HSI_CALIBRATION_VALUE(HSICalibrationValue)); + + tmpreg = RCC->CR; + + /* Clear HSITRIM[4:0] bits */ + tmpreg &= ~RCC_CR_HSITRIM; + + /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */ + tmpreg |= (uint32_t)HSICalibrationValue << 3; + + /* Store the new value */ + RCC->CR = tmpreg; +} + +/** + * @brief Enables or disables the Internal High Speed oscillator (HSI). + * @note After enabling the HSI, the application software should wait on + * HSIRDY flag to be set indicating that HSI clock is stable and can + * be used to clock the PLL and/or system clock. + * @note HSI can not be stopped if it is used directly or through the PLL + * as system clock. In this case, you have to select another source + * of the system clock then stop the HSI. + * @note The HSI is stopped by hardware when entering STOP and STANDBY modes. + * @param NewState: new state of the HSI. + * This parameter can be: ENABLE or DISABLE. + * @note When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator + * clock cycles. + * @retval None + */ +void RCC_HSICmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + RCC->CR |= RCC_CR_HSION; + } + else + { + RCC->CR &= ~RCC_CR_HSION; + } +} + +/** + * @brief Adjusts the Internal High Speed oscillator for ADC (HSI14) + * calibration value. + * @note The calibration is used to compensate for the variations in voltage + * and temperature that influence the frequency of the internal HSI RC. + * Refer to the Application Note AN4067 for more details on how to + * calibrate the HSI14. + * @param HSI14CalibrationValue: specifies the HSI14 calibration trimming value. + * This parameter must be a number between 0 and 0x1F. + * @retval None + */ +void RCC_AdjustHSI14CalibrationValue(uint8_t HSI14CalibrationValue) +{ + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_RCC_HSI14_CALIBRATION_VALUE(HSI14CalibrationValue)); + + tmpreg = RCC->CR2; + + /* Clear HSI14TRIM[4:0] bits */ + tmpreg &= ~RCC_CR2_HSI14TRIM; + + /* Set the HSITRIM14[4:0] bits according to HSI14CalibrationValue value */ + tmpreg |= (uint32_t)HSI14CalibrationValue << 3; + + /* Store the new value */ + RCC->CR2 = tmpreg; +} + +/** + * @brief Enables or disables the Internal High Speed oscillator for ADC (HSI14). + * @note After enabling the HSI14, the application software should wait on + * HSIRDY flag to be set indicating that HSI clock is stable and can + * be used to clock the ADC. + * @note The HSI14 is stopped by hardware when entering STOP and STANDBY modes. + * @param NewState: new state of the HSI14. + * This parameter can be: ENABLE or DISABLE. + * @note When the HSI14 is stopped, HSI14RDY flag goes low after 6 HSI14 oscillator + * clock cycles. + * @retval None + */ +void RCC_HSI14Cmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + RCC->CR2 |= RCC_CR2_HSI14ON; + } + else + { + RCC->CR2 &= ~RCC_CR2_HSI14ON; + } +} + +/** + * @brief Enables or disables the Internal High Speed oscillator request from ADC. + * @param NewState: new state of the HSI14 ADC request. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void RCC_HSI14ADCRequestCmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + RCC->CR2 &= ~RCC_CR2_HSI14DIS; + } + else + { + RCC->CR2 |= RCC_CR2_HSI14DIS; + } +} + +/** + * @brief Configures the External Low Speed oscillator (LSE). + * @note As the LSE is in the Backup domain and write access is denied to this + * domain after reset, you have to enable write access using + * PWR_BackupAccessCmd(ENABLE) function before to configure the LSE + * (to be done once after reset). + * @note After enabling the LSE (RCC_LSE_ON or RCC_LSE_Bypass), the application + * software should wait on LSERDY flag to be set indicating that LSE clock + * is stable and can be used to clock the RTC. + * @param RCC_LSE: specifies the new state of the LSE. + * This parameter can be one of the following values: + * @arg RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after + * 6 LSE oscillator clock cycles. + * @arg RCC_LSE_ON: turn ON the LSE oscillator + * @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock + * @retval None + */ +void RCC_LSEConfig(uint32_t RCC_LSE) +{ + /* Check the parameters */ + assert_param(IS_RCC_LSE(RCC_LSE)); + + /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/ + /* Reset LSEON bit */ + RCC->BDCR &= ~(RCC_BDCR_LSEON); + + /* Reset LSEBYP bit */ + RCC->BDCR &= ~(RCC_BDCR_LSEBYP); + + /* Configure LSE */ + RCC->BDCR |= RCC_LSE; +} + +/** + * @brief Configures the External Low Speed oscillator (LSE) drive capability. + * @param RCC_LSEDrive: specifies the new state of the LSE drive capability. + * This parameter can be one of the following values: + * @arg RCC_LSEDrive_Low: LSE oscillator low drive capability. + * @arg RCC_LSEDrive_MediumLow: LSE oscillator medium low drive capability. + * @arg RCC_LSEDrive_MediumHigh: LSE oscillator medium high drive capability. + * @arg RCC_LSEDrive_High: LSE oscillator high drive capability. + * @retval None + */ +void RCC_LSEDriveConfig(uint32_t RCC_LSEDrive) +{ + /* Check the parameters */ + assert_param(IS_RCC_LSE_DRIVE(RCC_LSEDrive)); + + /* Clear LSEDRV[1:0] bits */ + RCC->BDCR &= ~(RCC_BDCR_LSEDRV); + + /* Set the LSE Drive */ + RCC->BDCR |= RCC_LSEDrive; +} + +/** + * @brief Enables or disables the Internal Low Speed oscillator (LSI). + * @note After enabling the LSI, the application software should wait on + * LSIRDY flag to be set indicating that LSI clock is stable and can + * be used to clock the IWDG and/or the RTC. + * @note LSI can not be disabled if the IWDG is running. + * @param NewState: new state of the LSI. + * This parameter can be: ENABLE or DISABLE. + * @note When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator + * clock cycles. + * @retval None + */ +void RCC_LSICmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + RCC->CSR |= RCC_CSR_LSION; + } + else + { + RCC->CSR &= ~RCC_CSR_LSION; + } +} + +/** + * @brief Configures the PLL clock source and multiplication factor. + * @note This function must be used only when the PLL is disabled. + * + * @param RCC_PLLSource: specifies the PLL entry clock source. + * This parameter can be one of the following values: + * @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock selected as PLL clock source + * @arg RCC_PLLSource_PREDIV1: PREDIV1 clock selected as PLL clock entry + * @arg RCC_PLLSource_HSI48 HSI48 oscillator clock selected as PLL clock source, applicable only for STM32F072 devices + * @arg RCC_PLLSource_HSI: HSI clock selected as PLL clock entry, applicable only for STM32F072 devices + * @note The minimum input clock frequency for PLL is 2 MHz (when using HSE as + * PLL source). + * + * @param RCC_PLLMul: specifies the PLL multiplication factor, which drive the PLLVCO clock + * This parameter can be RCC_PLLMul_x where x:[2,16] + * + * @retval None + */ +void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul) +{ + /* Check the parameters */ + assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource)); + assert_param(IS_RCC_PLL_MUL(RCC_PLLMul)); + + /* Clear PLL Source [16] and Multiplier [21:18] bits */ + RCC->CFGR &= ~(RCC_CFGR_PLLMULL | RCC_CFGR_PLLSRC); + + /* Set the PLL Source and Multiplier */ + RCC->CFGR |= (uint32_t)(RCC_PLLSource | RCC_PLLMul); +} + +/** + * @brief Enables or disables the PLL. + * @note After enabling the PLL, the application software should wait on + * PLLRDY flag to be set indicating that PLL clock is stable and can + * be used as system clock source. + * @note The PLL can not be disabled if it is used as system clock source + * @note The PLL is disabled by hardware when entering STOP and STANDBY modes. + * @param NewState: new state of the PLL. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void RCC_PLLCmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + RCC->CR |= RCC_CR_PLLON; + } + else + { + RCC->CR &= ~RCC_CR_PLLON; + } +} + +/** + * @brief Enables or disables the Internal High Speed oscillator for USB (HSI48). + * This function is only applicable for STM32F072 devices. + * @note After enabling the HSI48, the application software should wait on + * HSI48RDY flag to be set indicating that HSI48 clock is stable and can + * be used to clock the USB. + * @note The HSI48 is stopped by hardware when entering STOP and STANDBY modes. + * @param NewState: new state of the HSI48. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void RCC_HSI48Cmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + RCC->CR2 |= RCC_CR2_HSI48ON; + } + else + { + RCC->CR2 &= ~RCC_CR2_HSI48ON; + } +} + +/** + * @brief Configures the PREDIV1 division factor. + * @note This function must be used only when the PLL is disabled. + * @param RCC_PREDIV1_Div: specifies the PREDIV1 clock division factor. + * This parameter can be RCC_PREDIV1_Divx where x:[1,16] + * @retval None + */ +void RCC_PREDIV1Config(uint32_t RCC_PREDIV1_Div) +{ + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_RCC_PREDIV1(RCC_PREDIV1_Div)); + + tmpreg = RCC->CFGR2; + /* Clear PREDIV1[3:0] bits */ + tmpreg &= ~(RCC_CFGR2_PREDIV1); + /* Set the PREDIV1 division factor */ + tmpreg |= RCC_PREDIV1_Div; + /* Store the new value */ + RCC->CFGR2 = tmpreg; +} + +/** + * @brief Enables or disables the Clock Security System. + * @note If a failure is detected on the HSE oscillator clock, this oscillator + * is automatically disabled and an interrupt is generated to inform the + * software about the failure (Clock Security System Interrupt, CSSI), + * allowing the MCU to perform rescue operations. The CSSI is linked to + * the Cortex-M0 NMI (Non-Maskable Interrupt) exception vector. + * @param NewState: new state of the Clock Security System. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void RCC_ClockSecuritySystemCmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + RCC->CR |= RCC_CR_CSSON; + } + else + { + RCC->CR &= ~RCC_CR_CSSON; + } +} + +#ifdef STM32F051 +/** + * @brief Selects the clock source to output on MCO pin (PA8). + * @note PA8 should be configured in alternate function mode. + * @param RCC_MCOSource: specifies the clock source to output. + * This parameter can be one of the following values: + * @arg RCC_MCOSource_NoClock: No clock selected. + * @arg RCC_MCOSource_HSI14: HSI14 oscillator clock selected. + * @arg RCC_MCOSource_LSI: LSI oscillator clock selected. + * @arg RCC_MCOSource_LSE: LSE oscillator clock selected. + * @arg RCC_MCOSource_SYSCLK: System clock selected. + * @arg RCC_MCOSource_HSI: HSI oscillator clock selected. + * @arg RCC_MCOSource_HSE: HSE oscillator clock selected. + * @arg RCC_MCOSource_PLLCLK_Div2: PLL clock divided by 2 selected. + * @retval None + */ +void RCC_MCOConfig(uint8_t RCC_MCOSource) +{ + /* Check the parameters */ + assert_param(IS_RCC_MCO_SOURCE(RCC_MCOSource)); + + /* Select MCO clock source and prescaler */ + *(__IO uint8_t *) CFGR_BYTE3_ADDRESS = RCC_MCOSource; +} +#else + +/** + * @brief Selects the clock source to output on MCO pin (PA8) and the corresponding + * prescsaler. + * @note PA8 should be configured in alternate function mode. + * @param RCC_MCOSource: specifies the clock source to output. + * This parameter can be one of the following values: + * @arg RCC_MCOSource_NoClock: No clock selected. + * @arg RCC_MCOSource_HSI14: HSI14 oscillator clock selected. + * @arg RCC_MCOSource_LSI: LSI oscillator clock selected. + * @arg RCC_MCOSource_LSE: LSE oscillator clock selected. + * @arg RCC_MCOSource_SYSCLK: System clock selected. + * @arg RCC_MCOSource_HSI: HSI oscillator clock selected. + * @arg RCC_MCOSource_HSE: HSE oscillator clock selected. + * @arg RCC_MCOSource_PLLCLK_Div2: PLL clock divided by 2 selected. + * @arg RCC_MCOSource_PLLCLK: PLL clock selected. + * @arg RCC_MCOSource_HSI48: HSI48 clock selected. + * @param RCC_MCOPrescaler: specifies the prescaler on MCO pin. + * This parameter can be one of the following values: + * @arg RCC_MCOPrescaler_1: MCO clock is divided by 1. + * @arg RCC_MCOPrescaler_2: MCO clock is divided by 2. + * @arg RCC_MCOPrescaler_4: MCO clock is divided by 4. + * @arg RCC_MCOPrescaler_8: MCO clock is divided by 8. + * @arg RCC_MCOPrescaler_16: MCO clock is divided by 16. + * @arg RCC_MCOPrescaler_32: MCO clock is divided by 32. + * @arg RCC_MCOPrescaler_64: MCO clock is divided by 64. + * @arg RCC_MCOPrescaler_128: MCO clock is divided by 128. + * @retval None + */ +void RCC_MCOConfig(uint8_t RCC_MCOSource, uint32_t RCC_MCOPrescaler) +{ + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_RCC_MCO_SOURCE(RCC_MCOSource)); + assert_param(IS_RCC_MCO_PRESCALER(RCC_MCOPrescaler)); + + /* Get CFGR value */ + tmpreg = RCC->CFGR; + /* Clear MCOPRE[2:0] bits */ + tmpreg &= ~(RCC_CFGR_MCO_PRE | RCC_CFGR_MCO | RCC_CFGR_PLLNODIV); + /* Set the RCC_MCOSource and RCC_MCOPrescaler */ + tmpreg |= (RCC_MCOPrescaler | ((uint32_t)RCC_MCOSource<<24)); + /* Store the new value */ + RCC->CFGR = tmpreg; +} +#endif /* STM32F072 */ + +/** + * @} + */ + +/** @defgroup RCC_Group2 System AHB and APB busses clocks configuration functions + * @brief System, AHB and APB busses clocks configuration functions + * +@verbatim + =============================================================================== + ##### System, AHB and APB busses clocks configuration functions ##### + =============================================================================== + + [..] This section provide functions allowing to configure the System, AHB and + APB busses clocks. + (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI, + HSE and PLL. + The AHB clock (HCLK) is derived from System clock through configurable prescaler + and used to clock the CPU, memory and peripherals mapped on AHB bus (DMA and GPIO). + and APB (PCLK) clocks are derived from AHB clock through + configurable prescalers and used to clock the peripherals mapped on these busses. + You can use "RCC_GetClocksFreq()" function to retrieve the frequencies of these clocks. + + -@- All the peripheral clocks are derived from the System clock (SYSCLK) except: + (+@) The ADC clock which is derived from HSI14 or APB (APB divided by a + programmable prescaler: 2 or 4). + (+@) The CEC clock which is derived from LSE or HSI divided by 244. + (+@) The I2C clock which is derived from HSI or system clock (SYSCLK). + (+@) The USART clock which is derived from HSI, system clock (SYSCLK), APB or LSE. + (+@) The RTC/LCD clock which is derived from the LSE, LSI or 2 MHz HSE_RTC (HSE + divided by a programmable prescaler). + The System clock (SYSCLK) frequency must be higher or equal to the RTC/LCD + clock frequency. + (+@) IWDG clock which is always the LSI clock. + + (#) The maximum frequency of the SYSCLK, HCLK and PCLK is 48 MHz. + Depending on the maximum frequency, the FLASH wait states (WS) should be + adapted accordingly: + +--------------------------------------------- + + | Wait states | HCLK clock frequency (MHz) | + |---------------|------------------------------| + |0WS(1CPU cycle)| 0 < HCLK <= 24 | + |---------------|------------------------------| + |1WS(2CPU cycle)| 24 < HCLK <= 48 | + +----------------------------------------------+ + + (#) After reset, the System clock source is the HSI (8 MHz) with 0 WS and + prefetch is disabled. + + [..] It is recommended to use the following software sequences to tune the number + of wait states needed to access the Flash memory with the CPU frequency (HCLK). + (+) Increasing the CPU frequency + (++) Program the Flash Prefetch buffer, using "FLASH_PrefetchBufferCmd(ENABLE)" + function + (++) Check that Flash Prefetch buffer activation is taken into account by + reading FLASH_ACR using the FLASH_GetPrefetchBufferStatus() function + (++) Program Flash WS to 1, using "FLASH_SetLatency(FLASH_Latency_1)" function + (++) Check that the new number of WS is taken into account by reading FLASH_ACR + (++) Modify the CPU clock source, using "RCC_SYSCLKConfig()" function + (++) If needed, modify the CPU clock prescaler by using "RCC_HCLKConfig()" function + (++) Check that the new CPU clock source is taken into account by reading + the clock source status, using "RCC_GetSYSCLKSource()" function + (+) Decreasing the CPU frequency + (++) Modify the CPU clock source, using "RCC_SYSCLKConfig()" function + (++) If needed, modify the CPU clock prescaler by using "RCC_HCLKConfig()" function + (++) Check that the new CPU clock source is taken into account by reading + the clock source status, using "RCC_GetSYSCLKSource()" function + (++) Program the new number of WS, using "FLASH_SetLatency()" function + (++) Check that the new number of WS is taken into account by reading FLASH_ACR + (++) Disable the Flash Prefetch buffer using "FLASH_PrefetchBufferCmd(DISABLE)" + function + (++) Check that Flash Prefetch buffer deactivation is taken into account by reading FLASH_ACR + using the FLASH_GetPrefetchBufferStatus() function. + +@endverbatim + * @{ + */ + +/** + * @brief Configures the system clock (SYSCLK). + * @note The HSI is used (enabled by hardware) as system clock source after + * startup from Reset, wake-up from STOP and STANDBY mode, or in case + * of failure of the HSE used directly or indirectly as system clock + * (if the Clock Security System CSS is enabled). + * @note A switch from one clock source to another occurs only if the target + * clock source is ready (clock stable after startup delay or PLL locked). + * If a clock source which is not yet ready is selected, the switch will + * occur when the clock source will be ready. + * You can use RCC_GetSYSCLKSource() function to know which clock is + * currently used as system clock source. + * @param RCC_SYSCLKSource: specifies the clock source used as system clock source + * This parameter can be one of the following values: + * @arg RCC_SYSCLKSource_HSI: HSI selected as system clock source + * @arg RCC_SYSCLKSource_HSE: HSE selected as system clock source + * @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source + * @arg RCC_SYSCLKSource_HSI48: HSI48 selected as system clock source, applicable only for STM32F072 devices + * @retval None + */ +void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource) +{ + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource)); + + tmpreg = RCC->CFGR; + + /* Clear SW[1:0] bits */ + tmpreg &= ~RCC_CFGR_SW; + + /* Set SW[1:0] bits according to RCC_SYSCLKSource value */ + tmpreg |= RCC_SYSCLKSource; + + /* Store the new value */ + RCC->CFGR = tmpreg; +} + +/** + * @brief Returns the clock source used as system clock. + * @param None + * @retval The clock source used as system clock. The returned value can be one + * of the following values: + * - 0x00: HSI used as system clock + * - 0x04: HSE used as system clock + * - 0x08: PLL used as system clock + * - 0x0C: HSI48 used as system clock, applicable only for STM32F072 devices + */ +uint8_t RCC_GetSYSCLKSource(void) +{ + return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS)); +} + +/** + * @brief Configures the AHB clock (HCLK). + * @param RCC_SYSCLK: defines the AHB clock divider. This clock is derived from + * the system clock (SYSCLK). + * This parameter can be one of the following values: + * @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK + * @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2 + * @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4 + * @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8 + * @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16 + * @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64 + * @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128 + * @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256 + * @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512 + * @retval None + */ +void RCC_HCLKConfig(uint32_t RCC_SYSCLK) +{ + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_RCC_HCLK(RCC_SYSCLK)); + + tmpreg = RCC->CFGR; + + /* Clear HPRE[3:0] bits */ + tmpreg &= ~RCC_CFGR_HPRE; + + /* Set HPRE[3:0] bits according to RCC_SYSCLK value */ + tmpreg |= RCC_SYSCLK; + + /* Store the new value */ + RCC->CFGR = tmpreg; +} + +/** + * @brief Configures the APB clock (PCLK). + * @param RCC_HCLK: defines the APB clock divider. This clock is derived from + * the AHB clock (HCLK). + * This parameter can be one of the following values: + * @arg RCC_HCLK_Div1: APB clock = HCLK + * @arg RCC_HCLK_Div2: APB clock = HCLK/2 + * @arg RCC_HCLK_Div4: APB clock = HCLK/4 + * @arg RCC_HCLK_Div8: APB clock = HCLK/8 + * @arg RCC_HCLK_Div16: APB clock = HCLK/16 + * @retval None + */ +void RCC_PCLKConfig(uint32_t RCC_HCLK) +{ + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_RCC_PCLK(RCC_HCLK)); + + tmpreg = RCC->CFGR; + + /* Clear PPRE[2:0] bits */ + tmpreg &= ~RCC_CFGR_PPRE; + + /* Set PPRE[2:0] bits according to RCC_HCLK value */ + tmpreg |= RCC_HCLK; + + /* Store the new value */ + RCC->CFGR = tmpreg; +} + +/** + * @brief Configures the ADC clock (ADCCLK). + * @note This function is obsolete. + * For proper ADC clock selection, refer to ADC_ClockModeConfig() in the ADC driver + * @param RCC_ADCCLK: defines the ADC clock source. This clock is derived + * from the HSI14 or APB clock (PCLK). + * This parameter can be one of the following values: + * @arg RCC_ADCCLK_HSI14: ADC clock = HSI14 (14MHz) + * @arg RCC_ADCCLK_PCLK_Div2: ADC clock = PCLK/2 + * @arg RCC_ADCCLK_PCLK_Div4: ADC clock = PCLK/4 + * @retval None + */ +void RCC_ADCCLKConfig(uint32_t RCC_ADCCLK) +{ + /* Check the parameters */ + assert_param(IS_RCC_ADCCLK(RCC_ADCCLK)); + + /* Clear ADCPRE bit */ + RCC->CFGR &= ~RCC_CFGR_ADCPRE; + /* Set ADCPRE bits according to RCC_PCLK value */ + RCC->CFGR |= RCC_ADCCLK & 0xFFFF; + + /* Clear ADCSW bit */ + RCC->CFGR3 &= ~RCC_CFGR3_ADCSW; + /* Set ADCSW bits according to RCC_ADCCLK value */ + RCC->CFGR3 |= RCC_ADCCLK >> 16; +} + +/** + * @brief Configures the CEC clock (CECCLK). + * @param RCC_CECCLK: defines the CEC clock source. This clock is derived + * from the HSI or LSE clock. + * This parameter can be one of the following values: + * @arg RCC_CECCLK_HSI_Div244: CEC clock = HSI/244 (32768Hz) + * @arg RCC_CECCLK_LSE: CEC clock = LSE + * @retval None + */ +void RCC_CECCLKConfig(uint32_t RCC_CECCLK) +{ + /* Check the parameters */ + assert_param(IS_RCC_CECCLK(RCC_CECCLK)); + + /* Clear CECSW bit */ + RCC->CFGR3 &= ~RCC_CFGR3_CECSW; + /* Set CECSW bits according to RCC_CECCLK value */ + RCC->CFGR3 |= RCC_CECCLK; +} + +/** + * @brief Configures the I2C1 clock (I2C1CLK). + * @param RCC_I2CCLK: defines the I2C1 clock source. This clock is derived + * from the HSI or System clock. + * This parameter can be one of the following values: + * @arg RCC_I2C1CLK_HSI: I2C1 clock = HSI + * @arg RCC_I2C1CLK_SYSCLK: I2C1 clock = System Clock + * @retval None + */ +void RCC_I2CCLKConfig(uint32_t RCC_I2CCLK) +{ + /* Check the parameters */ + assert_param(IS_RCC_I2CCLK(RCC_I2CCLK)); + + /* Clear I2CSW bit */ + RCC->CFGR3 &= ~RCC_CFGR3_I2C1SW; + /* Set I2CSW bits according to RCC_I2CCLK value */ + RCC->CFGR3 |= RCC_I2CCLK; +} + +/** + * @brief Configures the USART1 clock (USART1CLK). + * @param RCC_USARTCLK: defines the USART clock source. This clock is derived + * from the HSI or System clock. + * This parameter can be one of the following values: + * @arg RCC_USART1CLK_PCLK: USART1 clock = APB Clock (PCLK) + * @arg RCC_USART1CLK_SYSCLK: USART1 clock = System Clock + * @arg RCC_USART1CLK_LSE: USART1 clock = LSE Clock + * @arg RCC_USART1CLK_HSI: USART1 clock = HSI Clock + * @arg RCC_USART2CLK_PCLK: USART2 clock = APB Clock (PCLK), applicable only for STM32F072 and STM32F091 devices + * @arg RCC_USART2CLK_SYSCLK: USART2 clock = System Clock, applicable only for STM32F072 and STM32F091 devices + * @arg RCC_USART2CLK_LSE: USART2 clock = LSE Clock, applicable only for STM32F072 and STM32F091 devices + * @arg RCC_USART2CLK_HSI: USART2 clock = HSI Clock, applicable only for STM32F072 and STM32F091 devices + * @arg RCC_USART3CLK_PCLK: USART3 clock = APB Clock (PCLK), applicable only for STM32F091 devices + * @arg RCC_USART3CLK_SYSCLK: USART3 clock = System Clock, applicable only for STM32F091 devices + * @arg RCC_USART3CLK_LSE: USART3 clock = LSE Clock, applicable only for STM32F091 devices + * @arg RCC_USART3CLK_HSI: USART3 clock = HSI Clock, applicable only for STM32F091 devices + * @retval None + */ +void RCC_USARTCLKConfig(uint32_t RCC_USARTCLK) +{ + uint32_t tmp = 0; + + /* Check the parameters */ + assert_param(IS_RCC_USARTCLK(RCC_USARTCLK)); + + /* Get USART index */ + tmp = (RCC_USARTCLK >> 28); + + /* Clear USARTSW[1:0] bit */ + if (tmp == (uint32_t)0x00000001) + { + /* Clear USART1SW[1:0] bit */ + RCC->CFGR3 &= ~RCC_CFGR3_USART1SW; + } + else if (tmp == (uint32_t)0x00000002) + { + /* Clear USART2SW[1:0] bit */ + RCC->CFGR3 &= ~RCC_CFGR3_USART2SW; + } + else + { + /* Clear USART3SW[1:0] bit */ + RCC->CFGR3 &= ~RCC_CFGR3_USART3SW; + } + + /* Set USARTxSW bits according to RCC_USARTCLK value */ + RCC->CFGR3 |= RCC_USARTCLK; +} + +/** + * @brief Configures the USB clock (USBCLK). + * This function is only applicable for STM32F072 devices. + * @param RCC_USBCLK: defines the USB clock source. This clock is derived + * from the HSI48 or system clock. + * This parameter can be one of the following values: + * @arg RCC_USBCLK_HSI48: USB clock = HSI48 + * @arg RCC_USBCLK_PLLCLK: USB clock = PLL clock + * @retval None + */ +void RCC_USBCLKConfig(uint32_t RCC_USBCLK) +{ + /* Check the parameters */ + assert_param(IS_RCC_USBCLK(RCC_USBCLK)); + + /* Clear USBSW bit */ + RCC->CFGR3 &= ~RCC_CFGR3_USBSW; + /* Set USBSW bits according to RCC_USBCLK value */ + RCC->CFGR3 |= RCC_USBCLK; +} + +/** + * @brief Returns the frequencies of the System, AHB and APB busses clocks. + * @note The frequency returned by this function is not the real frequency + * in the chip. It is calculated based on the predefined constant and + * the source selected by RCC_SYSCLKConfig(): + * + * @note If SYSCLK source is HSI, function returns constant HSI_VALUE(*) + * + * @note If SYSCLK source is HSE, function returns constant HSE_VALUE(**) + * + * @note If SYSCLK source is PLL, function returns constant HSE_VALUE(**) + * or HSI_VALUE(*) multiplied by the PLL factors. + * + * @note If SYSCLK source is HSI48, function returns constant HSI48_VALUE(***) + * + * @note (*) HSI_VALUE is a constant defined in stm32f0xx.h file (default value + * 8 MHz) but the real value may vary depending on the variations + * in voltage and temperature, refer to RCC_AdjustHSICalibrationValue(). + * + * @note (**) HSE_VALUE is a constant defined in stm32f0xx.h file (default value + * 8 MHz), user has to ensure that HSE_VALUE is same as the real + * frequency of the crystal used. Otherwise, this function may + * return wrong result. + * + * @note (***) HSI48_VALUE is a constant defined in stm32f0xx.h file (default value + * 48 MHz) but the real value may vary depending on the variations + * in voltage and temperature. + * + * @note The result of this function could be not correct when using fractional + * value for HSE crystal. + * + * @param RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold + * the clocks frequencies. + * + * @note This function can be used by the user application to compute the + * baudrate for the communication peripherals or configure other parameters. + * @note Each time SYSCLK, HCLK and/or PCLK clock changes, this function + * must be called to update the structure's field. Otherwise, any + * configuration based on this function will be incorrect. + * + * @retval None + */ +void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks) +{ + uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0, presc = 0, pllclk = 0; + + /* Get SYSCLK source -------------------------------------------------------*/ + tmp = RCC->CFGR & RCC_CFGR_SWS; + + switch (tmp) + { + case 0x00: /* HSI used as system clock */ + RCC_Clocks->SYSCLK_Frequency = HSI_VALUE; + break; + case 0x04: /* HSE used as system clock */ + RCC_Clocks->SYSCLK_Frequency = HSE_VALUE; + break; + case 0x08: /* PLL used as system clock */ + /* Get PLL clock source and multiplication factor ----------------------*/ + pllmull = RCC->CFGR & RCC_CFGR_PLLMULL; + pllsource = RCC->CFGR & RCC_CFGR_PLLSRC; + pllmull = ( pllmull >> 18) + 2; + + if (pllsource == 0x00) + { + /* HSI oscillator clock divided by 2 selected as PLL clock entry */ + pllclk = (HSI_VALUE >> 1) * pllmull; + } + else + { + prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1; + /* HSE oscillator clock selected as PREDIV1 clock entry */ + pllclk = (HSE_VALUE / prediv1factor) * pllmull; + } + RCC_Clocks->SYSCLK_Frequency = pllclk; + break; + case 0x0C: /* HSI48 used as system clock */ + RCC_Clocks->SYSCLK_Frequency = HSI48_VALUE; + break; + default: /* HSI used as system clock */ + RCC_Clocks->SYSCLK_Frequency = HSI_VALUE; + break; + } + /* Compute HCLK, PCLK clocks frequencies -----------------------------------*/ + /* Get HCLK prescaler */ + tmp = RCC->CFGR & RCC_CFGR_HPRE; + tmp = tmp >> 4; + presc = APBAHBPrescTable[tmp]; + /* HCLK clock frequency */ + RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc; + + /* Get PCLK prescaler */ + tmp = RCC->CFGR & RCC_CFGR_PPRE; + tmp = tmp >> 8; + presc = APBAHBPrescTable[tmp]; + /* PCLK clock frequency */ + RCC_Clocks->PCLK_Frequency = RCC_Clocks->HCLK_Frequency >> presc; + + /* ADCCLK clock frequency */ + if((RCC->CFGR3 & RCC_CFGR3_ADCSW) != RCC_CFGR3_ADCSW) + { + /* ADC Clock is HSI14 Osc. */ + RCC_Clocks->ADCCLK_Frequency = HSI14_VALUE; + } + else + { + if((RCC->CFGR & RCC_CFGR_ADCPRE) != RCC_CFGR_ADCPRE) + { + /* ADC Clock is derived from PCLK/2 */ + RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK_Frequency >> 1; + } + else + { + /* ADC Clock is derived from PCLK/4 */ + RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK_Frequency >> 2; + } + + } + + /* CECCLK clock frequency */ + if((RCC->CFGR3 & RCC_CFGR3_CECSW) != RCC_CFGR3_CECSW) + { + /* CEC Clock is HSI/244 */ + RCC_Clocks->CECCLK_Frequency = HSI_VALUE / 244; + } + else + { + /* CECC Clock is LSE Osc. */ + RCC_Clocks->CECCLK_Frequency = LSE_VALUE; + } + + /* I2C1CLK clock frequency */ + if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW) + { + /* I2C1 Clock is HSI Osc. */ + RCC_Clocks->I2C1CLK_Frequency = HSI_VALUE; + } + else + { + /* I2C1 Clock is System Clock */ + RCC_Clocks->I2C1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency; + } + + /* USART1CLK clock frequency */ + if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == 0x0) + { + /* USART1 Clock is PCLK */ + RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK_Frequency; + } + else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_0) + { + /* USART1 Clock is System Clock */ + RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency; + } + else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_1) + { + /* USART1 Clock is LSE Osc. */ + RCC_Clocks->USART1CLK_Frequency = LSE_VALUE; + } + else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW) + { + /* USART1 Clock is HSI Osc. */ + RCC_Clocks->USART1CLK_Frequency = HSI_VALUE; + } + + /* USART2CLK clock frequency */ + if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == 0x0) + { + /* USART Clock is PCLK */ + RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->PCLK_Frequency; + } + else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_0) + { + /* USART Clock is System Clock */ + RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency; + } + else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_1) + { + /* USART Clock is LSE Osc. */ + RCC_Clocks->USART2CLK_Frequency = LSE_VALUE; + } + else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW) + { + /* USART Clock is HSI Osc. */ + RCC_Clocks->USART2CLK_Frequency = HSI_VALUE; + } + + /* USART3CLK clock frequency */ + if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == 0x0) + { + /* USART Clock is PCLK */ + RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->PCLK_Frequency; + } + else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_0) + { + /* USART Clock is System Clock */ + RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->SYSCLK_Frequency; + } + else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_1) + { + /* USART Clock is LSE Osc. */ + RCC_Clocks->USART3CLK_Frequency = LSE_VALUE; + } + else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW) + { + /* USART Clock is HSI Osc. */ + RCC_Clocks->USART3CLK_Frequency = HSI_VALUE; + } + + /* USBCLK clock frequency */ + if((RCC->CFGR3 & RCC_CFGR3_USBSW) != RCC_CFGR3_USBSW) + { + /* USB Clock is HSI48 */ + RCC_Clocks->USBCLK_Frequency = HSI48_VALUE; + } + else + { + /* USB Clock is PLL clock */ + RCC_Clocks->USBCLK_Frequency = pllclk; + } +} + +/** + * @} + */ + +/** @defgroup RCC_Group3 Peripheral clocks configuration functions + * @brief Peripheral clocks configuration functions + * +@verbatim + =============================================================================== + #####Peripheral clocks configuration functions ##### + =============================================================================== + + [..] This section provide functions allowing to configure the Peripheral clocks. + (#) The RTC clock which is derived from the LSE, LSI or HSE_Div32 (HSE + divided by 32). + (#) After restart from Reset or wakeup from STANDBY, all peripherals are off + except internal SRAM, Flash and SWD. Before to start using a peripheral you + have to enable its interface clock. You can do this using RCC_AHBPeriphClockCmd(), + RCC_APB2PeriphClockCmd() and RCC_APB1PeriphClockCmd() functions. + (#) To reset the peripherals configuration (to the default state after device reset) + you can use RCC_AHBPeriphResetCmd(), RCC_APB2PeriphResetCmd() and + RCC_APB1PeriphResetCmd() functions. + +@endverbatim + * @{ + */ + +/** + * @brief Configures the RTC clock (RTCCLK). + * @note As the RTC clock configuration bits are in the Backup domain and write + * access is denied to this domain after reset, you have to enable write + * access using PWR_BackupAccessCmd(ENABLE) function before to configure + * the RTC clock source (to be done once after reset). + * @note Once the RTC clock is configured it can't be changed unless the RTC + * is reset using RCC_BackupResetCmd function, or by a Power On Reset (POR) + * + * @param RCC_RTCCLKSource: specifies the RTC clock source. + * This parameter can be one of the following values: + * @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock + * @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock + * @arg RCC_RTCCLKSource_HSE_Div32: HSE divided by 32 selected as RTC clock + * + * @note If the LSE or LSI is used as RTC clock source, the RTC continues to + * work in STOP and STANDBY modes, and can be used as wakeup source. + * However, when the HSE clock is used as RTC clock source, the RTC + * cannot be used in STOP and STANDBY modes. + * + * @note The maximum input clock frequency for RTC is 2MHz (when using HSE as + * RTC clock source). + * + * @retval None + */ +void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource) +{ + /* Check the parameters */ + assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource)); + + /* Select the RTC clock source */ + RCC->BDCR |= RCC_RTCCLKSource; +} + +/** + * @brief Enables or disables the RTC clock. + * @note This function must be used only after the RTC clock source was selected + * using the RCC_RTCCLKConfig function. + * @param NewState: new state of the RTC clock. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void RCC_RTCCLKCmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + RCC->BDCR |= RCC_BDCR_RTCEN; + } + else + { + RCC->BDCR &= ~RCC_BDCR_RTCEN; + } +} + +/** + * @brief Forces or releases the Backup domain reset. + * @note This function resets the RTC peripheral (including the backup registers) + * and the RTC clock source selection in RCC_BDCR register. + * @param NewState: new state of the Backup domain reset. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void RCC_BackupResetCmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + RCC->BDCR |= RCC_BDCR_BDRST; + } + else + { + RCC->BDCR &= ~RCC_BDCR_BDRST; + } +} + +/** + * @brief Enables or disables the AHB peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @param RCC_AHBPeriph: specifies the AHB peripheral to gates its clock. + * This parameter can be any combination of the following values: + * @arg RCC_AHBPeriph_GPIOA: GPIOA clock + * @arg RCC_AHBPeriph_GPIOB: GPIOB clock + * @arg RCC_AHBPeriph_GPIOC: GPIOC clock + * @arg RCC_AHBPeriph_GPIOD: GPIOD clock + * @arg RCC_AHBPeriph_GPIOE: GPIOE clock, applicable only for STM32F072 devices + * @arg RCC_AHBPeriph_GPIOF: GPIOF clock + * @arg RCC_AHBPeriph_TS: TS clock + * @arg RCC_AHBPeriph_CRC: CRC clock + * @arg RCC_AHBPeriph_FLITF: (has effect only when the Flash memory is in power down mode) + * @arg RCC_AHBPeriph_SRAM: SRAM clock + * @arg RCC_AHBPeriph_DMA1: DMA1 clock + * @arg RCC_AHBPeriph_DMA2: DMA2 clock + * @param NewState: new state of the specified peripheral clock. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + RCC->AHBENR |= RCC_AHBPeriph; + } + else + { + RCC->AHBENR &= ~RCC_AHBPeriph; + } +} + +/** + * @brief Enables or disables the High Speed APB (APB2) peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @param RCC_APB2Periph: specifies the APB2 peripheral to gates its clock. + * This parameter can be any combination of the following values: + * @arg RCC_APB2Periph_SYSCFG: SYSCFG clock + * @arg RCC_APB2Periph_USART6: USART6 clock + * @arg RCC_APB2Periph_USART7: USART7 clock + * @arg RCC_APB2Periph_USART8: USART8 clock + * @arg RCC_APB2Periph_ADC1: ADC1 clock + * @arg RCC_APB2Periph_TIM1: TIM1 clock + * @arg RCC_APB2Periph_SPI1: SPI1 clock + * @arg RCC_APB2Periph_USART1: USART1 clock + * @arg RCC_APB2Periph_TIM15: TIM15 clock + * @arg RCC_APB2Periph_TIM16: TIM16 clock + * @arg RCC_APB2Periph_TIM17: TIM17 clock + * @arg RCC_APB2Periph_DBGMCU: DBGMCU clock + * @param NewState: new state of the specified peripheral clock. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + RCC->APB2ENR |= RCC_APB2Periph; + } + else + { + RCC->APB2ENR &= ~RCC_APB2Periph; + } +} + +/** + * @brief Enables or disables the Low Speed APB (APB1) peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @param RCC_APB1Periph: specifies the APB1 peripheral to gates its clock. + * This parameter can be any combination of the following values: + * @arg RCC_APB1Periph_TIM2: TIM2 clock, applicable only for STM32F051 and STM32F072 devices + * @arg RCC_APB1Periph_TIM3: TIM3 clock + * @arg RCC_APB1Periph_TIM6: TIM6 clock + * @arg RCC_APB1Periph_TIM7: TIM7 clock, applicable only for STM32F072 devices + * @arg RCC_APB1Periph_TIM14: TIM14 clock + * @arg RCC_APB1Periph_WWDG: WWDG clock + * @arg RCC_APB1Periph_SPI2: SPI2 clock + * @arg RCC_APB1Periph_USART2: USART2 clock + * @arg RCC_APB1Periph_USART3: USART3 clock, applicable only for STM32F072 and STM32F091 devices + * @arg RCC_APB1Periph_USART4: USART4 clock, applicable only for STM32F072 and STM32F091 devices + * @arg RCC_APB1Periph_USART5: USART5 clock, applicable only for STM32F091 devices + * @arg RCC_APB1Periph_I2C1: I2C1 clock + * @arg RCC_APB1Periph_I2C2: I2C2 clock + * @arg RCC_APB1Periph_USB: USB clock, applicable only for STM32F042 and STM32F072 devices + * @arg RCC_APB1Periph_CAN: CAN clock, applicable only for STM32F042 and STM32F072 devices + * @arg RCC_APB1Periph_CRS: CRS clock , applicable only for STM32F042 and STM32F072 devices + * @arg RCC_APB1Periph_PWR: PWR clock + * @arg RCC_APB1Periph_DAC: DAC clock, applicable only for STM32F051 and STM32F072 devices + * @arg RCC_APB1Periph_CEC: CEC clock, applicable only for STM32F051, STM32F042 and STM32F072 devices + * @param NewState: new state of the specified peripheral clock. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + RCC->APB1ENR |= RCC_APB1Periph; + } + else + { + RCC->APB1ENR &= ~RCC_APB1Periph; + } +} + +/** + * @brief Forces or releases AHB peripheral reset. + * @param RCC_AHBPeriph: specifies the AHB peripheral to reset. + * This parameter can be any combination of the following values: + * @arg RCC_AHBPeriph_GPIOA: GPIOA clock + * @arg RCC_AHBPeriph_GPIOB: GPIOB clock + * @arg RCC_AHBPeriph_GPIOC: GPIOC clock + * @arg RCC_AHBPeriph_GPIOD: GPIOD clock + * @arg RCC_AHBPeriph_GPIOE: GPIOE clock, applicable only for STM32F072 devices + * @arg RCC_AHBPeriph_GPIOF: GPIOF clock + * @arg RCC_AHBPeriph_TS: TS clock + * @param NewState: new state of the specified peripheral reset. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_RCC_AHB_RST_PERIPH(RCC_AHBPeriph)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + RCC->AHBRSTR |= RCC_AHBPeriph; + } + else + { + RCC->AHBRSTR &= ~RCC_AHBPeriph; + } +} + +/** + * @brief Forces or releases High Speed APB (APB2) peripheral reset. + * @param RCC_APB2Periph: specifies the APB2 peripheral to reset. + * This parameter can be any combination of the following values: + * @arg RCC_APB2Periph_SYSCFG: SYSCFG clock + * @arg RCC_APB2Periph_USART6: USART6 clock + * @arg RCC_APB2Periph_USART7: USART7 clock + * @arg RCC_APB2Periph_USART8: USART8 clock + * @arg RCC_APB2Periph_ADC1: ADC1 clock + * @arg RCC_APB2Periph_TIM1: TIM1 clock + * @arg RCC_APB2Periph_SPI1: SPI1 clock + * @arg RCC_APB2Periph_USART1: USART1 clock + * @arg RCC_APB2Periph_TIM15: TIM15 clock + * @arg RCC_APB2Periph_TIM16: TIM16 clock + * @arg RCC_APB2Periph_TIM17: TIM17 clock + * @arg RCC_APB2Periph_DBGMCU: DBGMCU clock + * @param NewState: new state of the specified peripheral reset. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + RCC->APB2RSTR |= RCC_APB2Periph; + } + else + { + RCC->APB2RSTR &= ~RCC_APB2Periph; + } +} + +/** + * @brief Forces or releases Low Speed APB (APB1) peripheral reset. + * @param RCC_APB1Periph: specifies the APB1 peripheral to reset. + * This parameter can be any combination of the following values: + * @arg RCC_APB1Periph_TIM2: TIM2 clock, applicable only for STM32F051 and STM32F072 devices + * @arg RCC_APB1Periph_TIM3: TIM3 clock + * @arg RCC_APB1Periph_TIM6: TIM6 clock + * @arg RCC_APB1Periph_TIM7: TIM7 clock, applicable only for STM32F072 devices + * @arg RCC_APB1Periph_TIM14: TIM14 clock + * @arg RCC_APB1Periph_WWDG: WWDG clock + * @arg RCC_APB1Periph_SPI2: SPI2 clock + * @arg RCC_APB1Periph_USART2: USART2 clock + * @arg RCC_APB1Periph_USART3: USART3 clock, applicable only for STM32F072 and STM32F091 devices + * @arg RCC_APB1Periph_USART4: USART4 clock, applicable only for STM32F072 and STM32F091 devices + * @arg RCC_APB1Periph_USART5: USART5 clock, applicable only for STM32F091 devices + * @arg RCC_APB1Periph_I2C1: I2C1 clock + * @arg RCC_APB1Periph_I2C2: I2C2 clock + * @arg RCC_APB1Periph_USB: USB clock, applicable only for STM32F042 and STM32F072 devices + * @arg RCC_APB1Periph_CAN: CAN clock, applicable only for STM32F042 and STM32F072 devices + * @arg RCC_APB1Periph_CRS: CRS clock , applicable only for STM32F042 and STM32F072 devices + * @arg RCC_APB1Periph_PWR: PWR clock + * @arg RCC_APB1Periph_DAC: DAC clock, applicable only for STM32F051 and STM32F072 devices + * @arg RCC_APB1Periph_CEC: CEC clock, applicable only for STM32F051, STM32F042 and STM32F072 devices + * @param NewState: new state of the specified peripheral clock. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + RCC->APB1RSTR |= RCC_APB1Periph; + } + else + { + RCC->APB1RSTR &= ~RCC_APB1Periph; + } +} + +/** + * @} + */ + +/** @defgroup RCC_Group4 Interrupts and flags management functions + * @brief Interrupts and flags management functions + * +@verbatim + =============================================================================== + ##### Interrupts and flags management functions ##### + =============================================================================== +@endverbatim + * @{ + */ + +/** + * @brief Enables or disables the specified RCC interrupts. + * @note The CSS interrupt doesn't have an enable bit; once the CSS is enabled + * and if the HSE clock fails, the CSS interrupt occurs and an NMI is + * automatically generated. The NMI will be executed indefinitely, and + * since NMI has higher priority than any other IRQ (and main program) + * the application will be stacked in the NMI ISR unless the CSS interrupt + * pending bit is cleared. + * @param RCC_IT: specifies the RCC interrupt sources to be enabled or disabled. + * This parameter can be any combination of the following values: + * @arg RCC_IT_LSIRDY: LSI ready interrupt + * @arg RCC_IT_LSERDY: LSE ready interrupt + * @arg RCC_IT_HSIRDY: HSI ready interrupt + * @arg RCC_IT_HSERDY: HSE ready interrupt + * @arg RCC_IT_PLLRDY: PLL ready interrupt + * @arg RCC_IT_HSI14RDY: HSI14 ready interrupt + * @arg RCC_IT_HSI48RDY: HSI48 ready interrupt, applicable only for STM32F072 devices + * @param NewState: new state of the specified RCC interrupts. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_RCC_IT(RCC_IT)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Perform Byte access to RCC_CIR[13:8] bits to enable the selected interrupts */ + *(__IO uint8_t *) CIR_BYTE1_ADDRESS |= RCC_IT; + } + else + { + /* Perform Byte access to RCC_CIR[13:8] bits to disable the selected interrupts */ + *(__IO uint8_t *) CIR_BYTE1_ADDRESS &= (uint8_t)~RCC_IT; + } +} + +/** + * @brief Checks whether the specified RCC flag is set or not. + * @param RCC_FLAG: specifies the flag to check. + * This parameter can be one of the following values: + * @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready + * @arg RCC_FLAG_HSERDY: HSE oscillator clock ready + * @arg RCC_FLAG_PLLRDY: PLL clock ready + * @arg RCC_FLAG_LSERDY: LSE oscillator clock ready + * @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready + * @arg RCC_FLAG_OBLRST: Option Byte Loader (OBL) reset + * @arg RCC_FLAG_PINRST: Pin reset + * @arg RCC_FLAG_V18PWRRSTF: V1.8 power domain reset + * @arg RCC_FLAG_PORRST: POR/PDR reset + * @arg RCC_FLAG_SFTRST: Software reset + * @arg RCC_FLAG_IWDGRST: Independent Watchdog reset + * @arg RCC_FLAG_WWDGRST: Window Watchdog reset + * @arg RCC_FLAG_LPWRRST: Low Power reset + * @arg RCC_FLAG_HSI14RDY: HSI14 oscillator clock ready + * @arg RCC_FLAG_HSI48RDY: HSI48 oscillator clock ready, applicable only for STM32F072 devices + * @retval The new state of RCC_FLAG (SET or RESET). + */ +FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG) +{ + uint32_t tmp = 0; + uint32_t statusreg = 0; + FlagStatus bitstatus = RESET; + + /* Check the parameters */ + assert_param(IS_RCC_FLAG(RCC_FLAG)); + + /* Get the RCC register index */ + tmp = RCC_FLAG >> 5; + + if (tmp == 0) /* The flag to check is in CR register */ + { + statusreg = RCC->CR; + } + else if (tmp == 1) /* The flag to check is in BDCR register */ + { + statusreg = RCC->BDCR; + } + else if (tmp == 2) /* The flag to check is in CSR register */ + { + statusreg = RCC->CSR; + } + else /* The flag to check is in CR2 register */ + { + statusreg = RCC->CR2; + } + + /* Get the flag position */ + tmp = RCC_FLAG & FLAG_MASK; + + if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET) + { + bitstatus = SET; + } + else + { + bitstatus = RESET; + } + /* Return the flag status */ + return bitstatus; +} + +/** + * @brief Clears the RCC reset flags. + * The reset flags are: RCC_FLAG_OBLRST, RCC_FLAG_PINRST, RCC_FLAG_V18PWRRSTF, + * RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, + * RCC_FLAG_LPWRRST. + * @param None + * @retval None + */ +void RCC_ClearFlag(void) +{ + /* Set RMVF bit to clear the reset flags */ + RCC->CSR |= RCC_CSR_RMVF; +} + +/** + * @brief Checks whether the specified RCC interrupt has occurred or not. + * @param RCC_IT: specifies the RCC interrupt source to check. + * This parameter can be one of the following values: + * @arg RCC_IT_LSIRDY: LSI ready interrupt + * @arg RCC_IT_LSERDY: LSE ready interrupt + * @arg RCC_IT_HSIRDY: HSI ready interrupt + * @arg RCC_IT_HSERDY: HSE ready interrupt + * @arg RCC_IT_PLLRDY: PLL ready interrupt + * @arg RCC_IT_HSI14RDY: HSI14 ready interrupt + * @arg RCC_IT_HSI48RDY: HSI48 ready interrupt, applicable only for STM32F072 devices + * @arg RCC_IT_CSS: Clock Security System interrupt + * @retval The new state of RCC_IT (SET or RESET). + */ +ITStatus RCC_GetITStatus(uint8_t RCC_IT) +{ + ITStatus bitstatus = RESET; + + /* Check the parameters */ + assert_param(IS_RCC_GET_IT(RCC_IT)); + + /* Check the status of the specified RCC interrupt */ + if ((RCC->CIR & RCC_IT) != (uint32_t)RESET) + { + bitstatus = SET; + } + else + { + bitstatus = RESET; + } + /* Return the RCC_IT status */ + return bitstatus; +} + +/** + * @brief Clears the RCC's interrupt pending bits. + * @param RCC_IT: specifies the interrupt pending bit to clear. + * This parameter can be any combination of the following values: + * @arg RCC_IT_LSIRDY: LSI ready interrupt + * @arg RCC_IT_LSERDY: LSE ready interrupt + * @arg RCC_IT_HSIRDY: HSI ready interrupt + * @arg RCC_IT_HSERDY: HSE ready interrupt + * @arg RCC_IT_PLLRDY: PLL ready interrupt + * @arg RCC_IT_HSI48RDY: HSI48 ready interrupt, applicable only for STM32F072 devices + * @arg RCC_IT_HSI14RDY: HSI14 ready interrupt + * @arg RCC_IT_CSS: Clock Security System interrupt + * @retval None + */ +void RCC_ClearITPendingBit(uint8_t RCC_IT) +{ + /* Check the parameters */ + assert_param(IS_RCC_CLEAR_IT(RCC_IT)); + + /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt + pending bits */ + *(__IO uint8_t *) CIR_BYTE2_ADDRESS = RCC_IT; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/src/stm32f0-stdperiph/stm32f0xx_rtc.c b/system/src/stm32f0-stdperiph/stm32f0xx_rtc.c new file mode 100644 index 0000000..1ca2c91 --- /dev/null +++ b/system/src/stm32f0-stdperiph/stm32f0xx_rtc.c @@ -0,0 +1,2518 @@ +/** + ****************************************************************************** + * @file stm32f0xx_rtc.c + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file provides firmware functions to manage the following + * functionalities of the Real-Time Clock (RTC) peripheral: + * + Initialization + * + Calendar (Time and Date) configuration + * + Alarms (Alarm A) configuration + * + Daylight Saving configuration + * + Output pin Configuration + * + Digital Calibration configuration + * + TimeStamp configuration + * + Tampers configuration + * + Backup Data Registers configuration + * + Output Type Config configuration + * + Shift control synchronisation + * + Interrupts and flags management + * + @verbatim + =============================================================================== + ##### Backup Domain Operating Condition ##### + =============================================================================== + [..] The real-time clock (RTC) and the RTC backup registers can be powered + from the VBAT voltage when the main VDD supply is powered off. + To retain the content of the RTC backup registers and supply the RTC + when VDD is turned off, VBAT pin can be connected to an optional + standby voltage supplied by a battery or by another source. + + [..] To allow the RTC to operate even when the main digital supply (VDD) + is turned off, the VBAT pin powers the following blocks: + (#) The RTC + (#) The LSE oscillator + (#) PC13 to PC15 I/Os I/Os (when available) + + [..] When the backup domain is supplied by VDD (analog switch connected + to VDD), the following functions are available: + (#) PC14 and PC15 can be used as either GPIO or LSE pins + (#) PC13 can be used as a GPIO or as the RTC_AF1 pin + + [..] When the backup domain is supplied by VBAT (analog switch connected + to VBAT because VDD is not present), the following functions are available: + (#) PC14 and PC15 can be used as LSE pins only + (#) PC13 can be used as the RTC_AF1 pin + + ##### Backup Domain Reset ##### + =============================================================================== + [..] The backup domain reset sets all RTC registers and the RCC_BDCR + register to their reset values. + A backup domain reset is generated when one of the following events + occurs: + (#) Software reset, triggered by setting the BDRST bit in the + RCC Backup domain control register (RCC_BDCR). You can use the + RCC_BackupResetCmd(). + (#) VDD or VBAT power on, if both supplies have previously been + powered off. + + ##### Backup Domain Access ##### + =============================================================================== + [..] After reset, the backup domain (RTC registers and RTC backup data + registers) is protected against possible unwanted write accesses. + [..] To enable access to the Backup Domain and RTC registers, proceed as follows: + (#) Enable the Power Controller (PWR) APB1 interface clock using the + RCC_APB1PeriphClockCmd() function. + (#) Enable access to Backup domain using the PWR_BackupAccessCmd() function. + (#) Select the RTC clock source using the RCC_RTCCLKConfig() function. + (#) Enable RTC Clock using the RCC_RTCCLKCmd() function. + + + ##### How to use this driver ##### + =============================================================================== + [..] + (+) Enable the backup domain access (see description in the section above) + (+) Configure the RTC Prescaler (Asynchronous and Synchronous) and + RTC hour format using the RTC_Init() function. + + ***Time and Date configuration *** + ================================== + [..] + (+) To configure the RTC Calendar (Time and Date) use the RTC_SetTime() + and RTC_SetDate() functions. + (+) To read the RTC Calendar, use the RTC_GetTime() and RTC_GetDate() + functions. + (+) To read the RTC subsecond, use the RTC_GetSubSecond() function. + (+) Use the RTC_DayLightSavingConfig() function to add or sub one + hour to the RTC Calendar. + + ***Alarm configuration *** + ========================== + [..] + (+) To configure the RTC Alarm use the RTC_SetAlarm() function. + (+) Enable the selected RTC Alarm using the RTC_AlarmCmd() function + (+) To read the RTC Alarm, use the RTC_GetAlarm() function. + (+) To read the RTC alarm SubSecond, use the RTC_GetAlarmSubSecond() function. + + ***RTC Wakeup configuration*** + ========================== + [..] + (+) Configure the RTC Wakeup Clock source use the RTC_WakeUpClockConfig() + function. + (+) Configure the RTC WakeUp Counter using the RTC_SetWakeUpCounter() + function + (+) Enable the RTC WakeUp using the RTC_WakeUpCmd() function + (+) To read the RTC WakeUp Counter register, use the RTC_GetWakeUpCounter() + function. + + ***Outputs configuration *** + ============================ + [..] The RTC has 2 different outputs: + (+) AFO_ALARM: this output is used to manage the RTC Alarm A. + To output the selected RTC signal on RTC_AF1 pin, use the + RTC_OutputConfig() function. + (+) AFO_CALIB: this output is 512Hz signal or 1Hz . + To output the RTC Clock on RTC_AF1 pin, use the RTC_CalibOutputCmd() + function. + + ***Original Digital Calibration configuration *** + ================================= + [..] Configure the RTC Original Digital Calibration Value and the corresponding + calibration cycle period (32s,16s and 8s) using the RTC_SmoothCalibConfig() + function. + + ***TimeStamp configuration *** + ============================== + [..] + (+) Configure the RTC_AF1 trigger and enables the RTC TimeStamp + using the RTC_TimeStampCmd() function. + (+) To read the RTC TimeStamp Time and Date register, use the + RTC_GetTimeStamp() function. + (+) To read the RTC TimeStamp SubSecond register, use the + RTC_GetTimeStampSubSecond() function. + + ***Tamper configuration *** + =========================== + [..] + (+) Configure the Tamper filter count using RTC_TamperFilterConfig() + function. + (+) Configure the RTC Tamper trigger Edge or Level according to the Tamper + filter (if equal to 0 Edge else Level) value using the RTC_TamperConfig() function + (+) Configure the Tamper sampling frequency using RTC_TamperSamplingFreqConfig() + function. + (+) Configure the Tamper precharge or discharge duration using + RTC_TamperPinsPrechargeDuration() function. + (+) Enable the Tamper Pull-UP using RTC_TamperPullUpDisableCmd() function. + (+) Enable the RTC Tamper using the RTC_TamperCmd() function. + (+) Enable the Time stamp on Tamper detection event using + RTC_TSOnTamperDetecCmd() function. + + ***Backup Data Registers configuration *** + ========================================== + [..] + (+) To write to the RTC Backup Data registers, use the RTC_WriteBackupRegister() + function. + (+) To read the RTC Backup Data registers, use the RTC_ReadBackupRegister() + function. + + ##### RTC and low power modes ##### + =============================================================================== + [..] The MCU can be woken up from a low power mode by an RTC alternate + function. + [..] The RTC alternate functions are the RTC alarm (Alarm A), RTC tamper + event detection and RTC time stamp event detection. + These RTC alternate functions can wake up the system from the Stop + and Standby lowpower modes. + The system can also wake up from low power modes without depending + on an external interrupt (Auto-wakeup mode), by using the RTC alarm events. + [..] The RTC provides a programmable time base for waking up from the + Stop or Standby mode at regular intervals. + Wakeup from STOP and Standby modes is possible only when the RTC + clock source is LSE or LSI. + + ##### Selection of RTC_AF1 alternate functions ##### + =============================================================================== + [..] The RTC_AF1 pin (PC13) can be used for the following purposes: + (+) AFO_ALARM output + (+) AFO_CALIB output + (+) AFI_TAMPER + (+) AFI_TIMESTAMP + + +------------------------------------------------------------------------------------------+ + | Pin |AFO_ALARM |AFO_CALIB |AFI_TAMPER |AFI_TIMESTAMP | WKUP2 |ALARMOUTTYPE | + | configuration | ENABLED | ENABLED | ENABLED | ENABLED |ENABLED | AFO_ALARM | + | and function | | | | | |Configuration | + |-----------------|----------|----------|-----------|--------------|--------|--------------| + | Alarm out | | | | | Don't | | + | output OD | 1 | 0 |Don't care | Don't care | care | 0 | + |-----------------|----------|----------|-----------|--------------|--------|--------------| + | Alarm out | | | | | Don't | | + | output PP | 1 | 0 |Don't care | Don't care | care | 1 | + |-----------------|----------|----------|-----------|--------------|--------|--------------| + | Calibration out | | | | | Don't | | + | output PP | 0 | 1 |Don't care | Don't care | care | Don't care | + |-----------------|----------|----------|-----------|--------------|--------|--------------| + | TAMPER input | | | | | Don't | | + | floating | 0 | 0 | 1 | 0 | care | Don't care | + |-----------------|----------|----------|-----------|--------------|--------|--------------| + | TIMESTAMP and | | | | | Don't | | + | TAMPER input | 0 | 0 | 1 | 1 | care | Don't care | + | floating | | | | | | | + |-----------------|----------|----------|-----------|--------------|--------|--------------| + | TIMESTAMP input | | | | | Don't | | + | floating | 0 | 0 | 0 | 1 | care | Don't care | + |-----------------|----------|----------|-----------|--------------|--------|--------------| + | Wakeup Pin 2 | 0 | 0 | 0 | 0 | 1 | Don't care | + |-----------------|----------|----------|-----------|--------------|--------|--------------| + | Standard GPIO | 0 | 0 | 0 | 0 | 0 | Don't care | + +------------------------------------------------------------------------------------------+ + + @endverbatim + + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx_rtc.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @defgroup RTC + * @brief RTC driver modules + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ + +/* Masks Definition */ +#define RTC_TR_RESERVED_MASK ((uint32_t)0x007F7F7F) +#define RTC_DR_RESERVED_MASK ((uint32_t)0x00FFFF3F) +#define RTC_INIT_MASK ((uint32_t)0xFFFFFFFF) +#define RTC_RSF_MASK ((uint32_t)0xFFFFFF5F) +#define RTC_FLAGS_MASK ((uint32_t)(RTC_FLAG_TSOVF | RTC_FLAG_TSF | RTC_FLAG_ALRAF | \ + RTC_FLAG_RSF | RTC_FLAG_INITS |RTC_FLAG_INITF | \ + RTC_FLAG_TAMP1F | RTC_FLAG_TAMP2F | RTC_FLAG_RECALPF | \ + RTC_FLAG_SHPF)) + +#define INITMODE_TIMEOUT ((uint32_t) 0x00004000) +#define SYNCHRO_TIMEOUT ((uint32_t) 0x00008000) +#define RECALPF_TIMEOUT ((uint32_t) 0x00001000) +#define SHPF_TIMEOUT ((uint32_t) 0x00001000) + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +static uint8_t RTC_ByteToBcd2(uint8_t Value); +static uint8_t RTC_Bcd2ToByte(uint8_t Value); + +/* Private functions ---------------------------------------------------------*/ + +/** @defgroup RTC_Private_Functions + * @{ + */ + +/** @defgroup RTC_Group1 Initialization and Configuration functions + * @brief Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### Initialization and Configuration functions ##### + =============================================================================== + + [..] This section provide functions allowing to initialize and configure the RTC + Prescaler (Synchronous and Asynchronous), RTC Hour format, disable RTC registers + Write protection, enter and exit the RTC initialization mode, RTC registers + synchronization check and reference clock detection enable. + + (#) The RTC Prescaler is programmed to generate the RTC 1Hz time base. + It is split into 2 programmable prescalers to minimize power consumption. + (++) A 7-bit asynchronous prescaler and A 13-bit synchronous prescaler. + (++) When both prescalers are used, it is recommended to configure the + asynchronous prescaler to a high value to minimize consumption. + (#) All RTC registers are Write protected. Writing to the RTC registers + is enabled by writing a key into the Write Protection register, RTC_WPR. + (#) To Configure the RTC Calendar, user application should enter + initialization mode. In this mode, the calendar counter is stopped + and its value can be updated. When the initialization sequence is + complete, the calendar restarts counting after 4 RTCCLK cycles. + (#) To read the calendar through the shadow registers after Calendar + initialization, calendar update or after wakeup from low power modes + the software must first clear the RSF flag. The software must then + wait until it is set again before reading the calendar, which means + that the calendar registers have been correctly copied into the + RTC_TR and RTC_DR shadow registers.The RTC_WaitForSynchro() function + implements the above software sequence (RSF clear and RSF check). + +@endverbatim + * @{ + */ + +/** + * @brief Deinitializes the RTC registers to their default reset values. + * @note This function doesn't reset the RTC Clock source and RTC Backup Data + * registers. + * @param None + * @retval An ErrorStatus enumeration value: + * - SUCCESS: RTC registers are deinitialized + * - ERROR: RTC registers are not deinitialized + */ +ErrorStatus RTC_DeInit(void) +{ + ErrorStatus status = ERROR; + + /* Disable the write protection for RTC registers */ + RTC->WPR = 0xCA; + RTC->WPR = 0x53; + + /* Set Initialization mode */ + if (RTC_EnterInitMode() == ERROR) + { + status = ERROR; + } + else + { + /* Reset TR, DR and CR registers */ + RTC->TR = (uint32_t)0x00000000; + RTC->WUTR = (uint32_t)0x0000FFFF; + RTC->DR = (uint32_t)0x00002101; + RTC->CR &= (uint32_t)0x00000000; + RTC->PRER = (uint32_t)0x007F00FF; + RTC->ALRMAR = (uint32_t)0x00000000; + RTC->SHIFTR = (uint32_t)0x00000000; + RTC->CALR = (uint32_t)0x00000000; + RTC->ALRMASSR = (uint32_t)0x00000000; + + /* Reset ISR register and exit initialization mode */ + RTC->ISR = (uint32_t)0x00000000; + + /* Reset Tamper and alternate functions configuration register */ + RTC->TAFCR = 0x00000000; + + /* Wait till the RTC RSF flag is set */ + if (RTC_WaitForSynchro() == ERROR) + { + status = ERROR; + } + else + { + status = SUCCESS; + } + + } + + /* Enable the write protection for RTC registers */ + RTC->WPR = 0xFF; + + return status; +} + +/** + * @brief Initializes the RTC registers according to the specified parameters + * in RTC_InitStruct. + * @param RTC_InitStruct: pointer to a RTC_InitTypeDef structure that contains + * the configuration information for the RTC peripheral. + * @note The RTC Prescaler register is write protected and can be written in + * initialization mode only. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: RTC registers are initialized + * - ERROR: RTC registers are not initialized + */ +ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct) +{ + ErrorStatus status = ERROR; + + /* Check the parameters */ + assert_param(IS_RTC_HOUR_FORMAT(RTC_InitStruct->RTC_HourFormat)); + assert_param(IS_RTC_ASYNCH_PREDIV(RTC_InitStruct->RTC_AsynchPrediv)); + assert_param(IS_RTC_SYNCH_PREDIV(RTC_InitStruct->RTC_SynchPrediv)); + + /* Disable the write protection for RTC registers */ + RTC->WPR = 0xCA; + RTC->WPR = 0x53; + + /* Set Initialization mode */ + if (RTC_EnterInitMode() == ERROR) + { + status = ERROR; + } + else + { + /* Clear RTC CR FMT Bit */ + RTC->CR &= ((uint32_t)~(RTC_CR_FMT)); + /* Set RTC_CR register */ + RTC->CR |= ((uint32_t)(RTC_InitStruct->RTC_HourFormat)); + + /* Configure the RTC PRER */ + RTC->PRER = (uint32_t)(RTC_InitStruct->RTC_SynchPrediv); + RTC->PRER |= (uint32_t)(RTC_InitStruct->RTC_AsynchPrediv << 16); + + /* Exit Initialization mode */ + RTC_ExitInitMode(); + + status = SUCCESS; + } + /* Enable the write protection for RTC registers */ + RTC->WPR = 0xFF; + + return status; +} + +/** + * @brief Fills each RTC_InitStruct member with its default value. + * @param RTC_InitStruct: pointer to a RTC_InitTypeDef structure which will be + * initialized. + * @retval None + */ +void RTC_StructInit(RTC_InitTypeDef* RTC_InitStruct) +{ + /* Initialize the RTC_HourFormat member */ + RTC_InitStruct->RTC_HourFormat = RTC_HourFormat_24; + + /* Initialize the RTC_AsynchPrediv member */ + RTC_InitStruct->RTC_AsynchPrediv = (uint32_t)0x7F; + + /* Initialize the RTC_SynchPrediv member */ + RTC_InitStruct->RTC_SynchPrediv = (uint32_t)0xFF; +} + +/** + * @brief Enables or disables the RTC registers write protection. + * @note All the RTC registers are write protected except for RTC_ISR[13:8], + * RTC_TAFCR and RTC_BKPxR. + * @note Writing a wrong key reactivates the write protection. + * @note The protection mechanism is not affected by system reset. + * @param NewState: new state of the write protection. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void RTC_WriteProtectionCmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the write protection for RTC registers */ + RTC->WPR = 0xFF; + } + else + { + /* Disable the write protection for RTC registers */ + RTC->WPR = 0xCA; + RTC->WPR = 0x53; + } +} + +/** + * @brief Enters the RTC Initialization mode. + * @note The RTC Initialization mode is write protected, use the + * RTC_WriteProtectionCmd(DISABLE) before calling this function. + * @param None + * @retval An ErrorStatus enumeration value: + * - SUCCESS: RTC is in Init mode + * - ERROR: RTC is not in Init mode + */ +ErrorStatus RTC_EnterInitMode(void) +{ + __IO uint32_t initcounter = 0x00; + ErrorStatus status = ERROR; + uint32_t initstatus = 0x00; + + /* Check if the Initialization mode is set */ + if ((RTC->ISR & RTC_ISR_INITF) == (uint32_t)RESET) + { + /* Set the Initialization mode */ + RTC->ISR = (uint32_t)RTC_INIT_MASK; + + /* Wait till RTC is in INIT state and if Time out is reached exit */ + do + { + initstatus = RTC->ISR & RTC_ISR_INITF; + initcounter++; + } while((initcounter != INITMODE_TIMEOUT) && (initstatus == 0x00)); + + if ((RTC->ISR & RTC_ISR_INITF) != RESET) + { + status = SUCCESS; + } + else + { + status = ERROR; + } + } + else + { + status = SUCCESS; + } + + return (status); +} + +/** + * @brief Exits the RTC Initialization mode. + * @note When the initialization sequence is complete, the calendar restarts + * counting after 4 RTCCLK cycles. + * @note The RTC Initialization mode is write protected, use the + * RTC_WriteProtectionCmd(DISABLE) before calling this function. + * @param None + * @retval None + */ +void RTC_ExitInitMode(void) +{ + /* Exit Initialization mode */ + RTC->ISR &= (uint32_t)~RTC_ISR_INIT; +} + +/** + * @brief Waits until the RTC Time and Date registers (RTC_TR and RTC_DR) are + * synchronized with RTC APB clock. + * @note The RTC Resynchronization mode is write protected, use the + * RTC_WriteProtectionCmd(DISABLE) before calling this function. + * @note To read the calendar through the shadow registers after Calendar + * initialization, calendar update or after wakeup from low power modes + * the software must first clear the RSF flag. + * The software must then wait until it is set again before reading + * the calendar, which means that the calendar registers have been + * correctly copied into the RTC_TR and RTC_DR shadow registers. + * @param None + * @retval An ErrorStatus enumeration value: + * - SUCCESS: RTC registers are synchronised + * - ERROR: RTC registers are not synchronised + */ +ErrorStatus RTC_WaitForSynchro(void) +{ + __IO uint32_t synchrocounter = 0; + ErrorStatus status = ERROR; + uint32_t synchrostatus = 0x00; + + if ((RTC->CR & RTC_CR_BYPSHAD) != RESET) + { + /* Bypass shadow mode */ + status = SUCCESS; + } + else + { + /* Disable the write protection for RTC registers */ + RTC->WPR = 0xCA; + RTC->WPR = 0x53; + + /* Clear RSF flag */ + RTC->ISR &= (uint32_t)RTC_RSF_MASK; + + /* Wait the registers to be synchronised */ + do + { + synchrostatus = RTC->ISR & RTC_ISR_RSF; + synchrocounter++; + } while((synchrocounter != SYNCHRO_TIMEOUT) && (synchrostatus == 0x00)); + + if ((RTC->ISR & RTC_ISR_RSF) != RESET) + { + status = SUCCESS; + } + else + { + status = ERROR; + } + + /* Enable the write protection for RTC registers */ + RTC->WPR = 0xFF; + } + + return (status); +} + +/** + * @brief Enables or disables the RTC reference clock detection. + * @param NewState: new state of the RTC reference clock. + * This parameter can be: ENABLE or DISABLE. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: RTC reference clock detection is enabled + * - ERROR: RTC reference clock detection is disabled + */ +ErrorStatus RTC_RefClockCmd(FunctionalState NewState) +{ + ErrorStatus status = ERROR; + + /* Check the parameters */ + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + /* Disable the write protection for RTC registers */ + RTC->WPR = 0xCA; + RTC->WPR = 0x53; + + /* Set Initialization mode */ + if (RTC_EnterInitMode() == ERROR) + { + status = ERROR; + } + else + { + if (NewState != DISABLE) + { + /* Enable the RTC reference clock detection */ + RTC->CR |= RTC_CR_REFCKON; + } + else + { + /* Disable the RTC reference clock detection */ + RTC->CR &= ~RTC_CR_REFCKON; + } + /* Exit Initialization mode */ + RTC_ExitInitMode(); + + status = SUCCESS; + } + + /* Enable the write protection for RTC registers */ + RTC->WPR = 0xFF; + + return status; +} + +/** + * @brief Enables or Disables the Bypass Shadow feature. + * @note When the Bypass Shadow is enabled the calendar value are taken + * directly from the Calendar counter. + * @param NewState: new state of the Bypass Shadow feature. + * This parameter can be: ENABLE or DISABLE. + * @retval None +*/ +void RTC_BypassShadowCmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + /* Disable the write protection for RTC registers */ + RTC->WPR = 0xCA; + RTC->WPR = 0x53; + + if (NewState != DISABLE) + { + /* Set the BYPSHAD bit */ + RTC->CR |= (uint8_t)RTC_CR_BYPSHAD; + } + else + { + /* Reset the BYPSHAD bit */ + RTC->CR &= (uint8_t)~RTC_CR_BYPSHAD; + } + + /* Enable the write protection for RTC registers */ + RTC->WPR = 0xFF; +} + +/** + * @} + */ + +/** @defgroup RTC_Group2 Time and Date configuration functions + * @brief Time and Date configuration functions + * +@verbatim + =============================================================================== + ##### Time and Date configuration functions ##### + =============================================================================== + [..] This section provide functions allowing to program and read the RTC + Calendar (Time and Date). + +@endverbatim + * @{ + */ + +/** + * @brief Set the RTC current time. + * @param RTC_Format: specifies the format of the entered parameters. + * This parameter can be one of the following values: + * @arg RTC_Format_BIN: Binary data format + * @arg RTC_Format_BCD: BCD data format + * @param RTC_TimeStruct: pointer to a RTC_TimeTypeDef structure that contains + * the time configuration information for the RTC. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: RTC Time register is configured + * - ERROR: RTC Time register is not configured + */ +ErrorStatus RTC_SetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct) +{ + uint32_t tmpreg = 0; + ErrorStatus status = ERROR; + + /* Check the parameters */ + assert_param(IS_RTC_FORMAT(RTC_Format)); + + if (RTC_Format == RTC_Format_BIN) + { + if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET) + { + assert_param(IS_RTC_HOUR12(RTC_TimeStruct->RTC_Hours)); + assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12)); + } + else + { + RTC_TimeStruct->RTC_H12 = 0x00; + assert_param(IS_RTC_HOUR24(RTC_TimeStruct->RTC_Hours)); + } + assert_param(IS_RTC_MINUTES(RTC_TimeStruct->RTC_Minutes)); + assert_param(IS_RTC_SECONDS(RTC_TimeStruct->RTC_Seconds)); + } + else + { + if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET) + { + tmpreg = RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours); + assert_param(IS_RTC_HOUR12(tmpreg)); + assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12)); + } + else + { + RTC_TimeStruct->RTC_H12 = 0x00; + assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours))); + } + assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Minutes))); + assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Seconds))); + } + + /* Check the input parameters format */ + if (RTC_Format != RTC_Format_BIN) + { + tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \ + ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \ + ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \ + ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); + } + else + { + tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \ + ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \ + ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Seconds)) | \ + (((uint32_t)RTC_TimeStruct->RTC_H12) << 16)); + } + + /* Disable the write protection for RTC registers */ + RTC->WPR = 0xCA; + RTC->WPR = 0x53; + + /* Set Initialization mode */ + if (RTC_EnterInitMode() == ERROR) + { + status = ERROR; + } + else + { + /* Set the RTC_TR register */ + RTC->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK); + + /* Exit Initialization mode */ + RTC_ExitInitMode(); + + /* If RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */ + if ((RTC->CR & RTC_CR_BYPSHAD) == RESET) + { + if (RTC_WaitForSynchro() == ERROR) + { + status = ERROR; + } + else + { + status = SUCCESS; + } + } + else + { + status = SUCCESS; + } + + } + /* Enable the write protection for RTC registers */ + RTC->WPR = 0xFF; + + return status; +} + +/** + * @brief Fills each RTC_TimeStruct member with its default value + * (Time = 00h:00min:00sec). + * @param RTC_TimeStruct: pointer to a RTC_TimeTypeDef structure which will be + * initialized. + * @retval None + */ +void RTC_TimeStructInit(RTC_TimeTypeDef* RTC_TimeStruct) +{ + /* Time = 00h:00min:00sec */ + RTC_TimeStruct->RTC_H12 = RTC_H12_AM; + RTC_TimeStruct->RTC_Hours = 0; + RTC_TimeStruct->RTC_Minutes = 0; + RTC_TimeStruct->RTC_Seconds = 0; +} + +/** + * @brief Get the RTC current Time. + * @param RTC_Format: specifies the format of the returned parameters. + * This parameter can be one of the following values: + * @arg RTC_Format_BIN: Binary data format + * @arg RTC_Format_BCD: BCD data format + * @param RTC_TimeStruct: pointer to a RTC_TimeTypeDef structure that will + * contain the returned current time configuration. + * @retval None + */ +void RTC_GetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct) +{ + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_RTC_FORMAT(RTC_Format)); + + /* Get the RTC_TR register */ + tmpreg = (uint32_t)(RTC->TR & RTC_TR_RESERVED_MASK); + + /* Fill the structure fields with the read parameters */ + RTC_TimeStruct->RTC_Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16); + RTC_TimeStruct->RTC_Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8); + RTC_TimeStruct->RTC_Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU)); + RTC_TimeStruct->RTC_H12 = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16); + + /* Check the input parameters format */ + if (RTC_Format == RTC_Format_BIN) + { + /* Convert the structure parameters to Binary format */ + RTC_TimeStruct->RTC_Hours = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours); + RTC_TimeStruct->RTC_Minutes = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Minutes); + RTC_TimeStruct->RTC_Seconds = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Seconds); + } +} + +/** + * @brief Gets the RTC current Calendar Subseconds value. + * @note This function freeze the Time and Date registers after reading the + * SSR register. + * @param None + * @retval RTC current Calendar Subseconds value. + */ +uint32_t RTC_GetSubSecond(void) +{ + uint32_t tmpreg = 0; + + /* Get subseconds values from the correspondent registers*/ + tmpreg = (uint32_t)(RTC->SSR); + + /* Read DR register to unfroze calendar registers */ + (void) (RTC->DR); + + return (tmpreg); +} + +/** + * @brief Set the RTC current date. + * @param RTC_Format: specifies the format of the entered parameters. + * This parameter can be one of the following values: + * @arg RTC_Format_BIN: Binary data format + * @arg RTC_Format_BCD: BCD data format + * @param RTC_DateStruct: pointer to a RTC_DateTypeDef structure that contains + * the date configuration information for the RTC. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: RTC Date register is configured + * - ERROR: RTC Date register is not configured + */ +ErrorStatus RTC_SetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct) +{ + uint32_t tmpreg = 0; + ErrorStatus status = ERROR; + + /* Check the parameters */ + assert_param(IS_RTC_FORMAT(RTC_Format)); + + if ((RTC_Format == RTC_Format_BIN) && ((RTC_DateStruct->RTC_Month & 0x10) == 0x10)) + { + RTC_DateStruct->RTC_Month = (RTC_DateStruct->RTC_Month & (uint32_t)~(0x10)) + 0x0A; + } + if (RTC_Format == RTC_Format_BIN) + { + assert_param(IS_RTC_YEAR(RTC_DateStruct->RTC_Year)); + assert_param(IS_RTC_MONTH(RTC_DateStruct->RTC_Month)); + assert_param(IS_RTC_DATE(RTC_DateStruct->RTC_Date)); + } + else + { + assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(RTC_DateStruct->RTC_Year))); + tmpreg = RTC_Bcd2ToByte(RTC_DateStruct->RTC_Month); + assert_param(IS_RTC_MONTH(tmpreg)); + tmpreg = RTC_Bcd2ToByte(RTC_DateStruct->RTC_Date); + assert_param(IS_RTC_DATE(tmpreg)); + } + assert_param(IS_RTC_WEEKDAY(RTC_DateStruct->RTC_WeekDay)); + + /* Check the input parameters format */ + if (RTC_Format != RTC_Format_BIN) + { + tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \ + (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \ + ((uint32_t)RTC_DateStruct->RTC_Date) | \ + (((uint32_t)RTC_DateStruct->RTC_WeekDay) << 13)); + } + else + { + tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \ + ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \ + ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Date)) | \ + ((uint32_t)RTC_DateStruct->RTC_WeekDay << 13)); + } + + /* Disable the write protection for RTC registers */ + RTC->WPR = 0xCA; + RTC->WPR = 0x53; + + /* Set Initialization mode */ + if (RTC_EnterInitMode() == ERROR) + { + status = ERROR; + } + else + { + /* Set the RTC_DR register */ + RTC->DR = (uint32_t)(tmpreg & RTC_DR_RESERVED_MASK); + + /* Exit Initialization mode */ + RTC_ExitInitMode(); + + /* If RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */ + if ((RTC->CR & RTC_CR_BYPSHAD) == RESET) + { + if (RTC_WaitForSynchro() == ERROR) + { + status = ERROR; + } + else + { + status = SUCCESS; + } + } + else + { + status = SUCCESS; + } + } + /* Enable the write protection for RTC registers */ + RTC->WPR = 0xFF; + + return status; +} + +/** + * @brief Fills each RTC_DateStruct member with its default value + * (Monday, January 01 xx00). + * @param RTC_DateStruct: pointer to a RTC_DateTypeDef structure which will be + * initialized. + * @retval None + */ +void RTC_DateStructInit(RTC_DateTypeDef* RTC_DateStruct) +{ + /* Monday, January 01 xx00 */ + RTC_DateStruct->RTC_WeekDay = RTC_Weekday_Monday; + RTC_DateStruct->RTC_Date = 1; + RTC_DateStruct->RTC_Month = RTC_Month_January; + RTC_DateStruct->RTC_Year = 0; +} + +/** + * @brief Get the RTC current date. + * @param RTC_Format: specifies the format of the returned parameters. + * This parameter can be one of the following values: + * @arg RTC_Format_BIN: Binary data format + * @arg RTC_Format_BCD: BCD data format + * @param RTC_DateStruct: pointer to a RTC_DateTypeDef structure that will + * contain the returned current date configuration. + * @retval None + */ +void RTC_GetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct) +{ + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_RTC_FORMAT(RTC_Format)); + + /* Get the RTC_TR register */ + tmpreg = (uint32_t)(RTC->DR & RTC_DR_RESERVED_MASK); + + /* Fill the structure fields with the read parameters */ + RTC_DateStruct->RTC_Year = (uint8_t)((tmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16); + RTC_DateStruct->RTC_Month = (uint8_t)((tmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8); + RTC_DateStruct->RTC_Date = (uint8_t)(tmpreg & (RTC_DR_DT | RTC_DR_DU)); + RTC_DateStruct->RTC_WeekDay = (uint8_t)((tmpreg & (RTC_DR_WDU)) >> 13); + + /* Check the input parameters format */ + if (RTC_Format == RTC_Format_BIN) + { + /* Convert the structure parameters to Binary format */ + RTC_DateStruct->RTC_Year = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Year); + RTC_DateStruct->RTC_Month = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Month); + RTC_DateStruct->RTC_Date = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Date); + RTC_DateStruct->RTC_WeekDay = (uint8_t)(RTC_DateStruct->RTC_WeekDay); + } +} + +/** + * @} + */ + +/** @defgroup RTC_Group3 Alarms configuration functions + * @brief Alarms (Alarm A) configuration functions + * +@verbatim + =============================================================================== + ##### Alarms (Alarm A and Alarm B) configuration functions ##### + =============================================================================== + [..] This section provide functions allowing to program and read the RTC + Alarms. + +@endverbatim + * @{ + */ + +/** + * @brief Set the specified RTC Alarm. + * @note The Alarm register can only be written when the corresponding Alarm + * is disabled (Use the RTC_AlarmCmd(DISABLE)). + * @param RTC_Format: specifies the format of the returned parameters. + * This parameter can be one of the following values: + * @arg RTC_Format_BIN: Binary data format + * @arg RTC_Format_BCD: BCD data format + * @param RTC_Alarm: specifies the alarm to be configured. + * This parameter can be one of the following values: + * @arg RTC_Alarm_A: to select Alarm A + * @param RTC_AlarmStruct: pointer to a RTC_AlarmTypeDef structure that + * contains the alarm configuration parameters. + * @retval None + */ +void RTC_SetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct) +{ + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_RTC_FORMAT(RTC_Format)); + assert_param(IS_RTC_ALARM(RTC_Alarm)); + assert_param(IS_RTC_ALARM_MASK(RTC_AlarmStruct->RTC_AlarmMask)); + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(RTC_AlarmStruct->RTC_AlarmDateWeekDaySel)); + + if (RTC_Format == RTC_Format_BIN) + { + if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET) + { + assert_param(IS_RTC_HOUR12(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours)); + assert_param(IS_RTC_H12(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12)); + } + else + { + RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = 0x00; + assert_param(IS_RTC_HOUR24(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours)); + } + assert_param(IS_RTC_MINUTES(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes)); + assert_param(IS_RTC_SECONDS(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds)); + + if(RTC_AlarmStruct->RTC_AlarmDateWeekDaySel == RTC_AlarmDateWeekDaySel_Date) + { + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(RTC_AlarmStruct->RTC_AlarmDateWeekDay)); + } + else + { + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_AlarmStruct->RTC_AlarmDateWeekDay)); + } + } + else + { + if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET) + { + tmpreg = RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours); + assert_param(IS_RTC_HOUR12(tmpreg)); + assert_param(IS_RTC_H12(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12)); + } + else + { + RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = 0x00; + assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours))); + } + + assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes))); + assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds))); + + if(RTC_AlarmStruct->RTC_AlarmDateWeekDaySel == RTC_AlarmDateWeekDaySel_Date) + { + tmpreg = RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmDateWeekDay); + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(tmpreg)); + } + else + { + tmpreg = RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmDateWeekDay); + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(tmpreg)); + } + } + + /* Check the input parameters format */ + if (RTC_Format != RTC_Format_BIN) + { + tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \ + ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \ + ((uint32_t)RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds) | \ + ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \ + ((uint32_t)(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \ + ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \ + ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); + } + else + { + tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \ + ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \ + ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds)) | \ + ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \ + ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \ + ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \ + ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); + } + + /* Disable the write protection for RTC registers */ + RTC->WPR = 0xCA; + RTC->WPR = 0x53; + + /* Configure the Alarm register */ + RTC->ALRMAR = (uint32_t)tmpreg; + + /* Enable the write protection for RTC registers */ + RTC->WPR = 0xFF; +} + +/** + * @brief Fills each RTC_AlarmStruct member with its default value + * (Time = 00h:00mn:00sec / Date = 1st day of the month/Mask = + * all fields are masked). + * @param RTC_AlarmStruct: pointer to a @ref RTC_AlarmTypeDef structure which + * will be initialized. + * @retval None + */ +void RTC_AlarmStructInit(RTC_AlarmTypeDef* RTC_AlarmStruct) +{ + /* Alarm Time Settings : Time = 00h:00mn:00sec */ + RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = RTC_H12_AM; + RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours = 0; + RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = 0; + RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = 0; + + /* Alarm Date Settings : Date = 1st day of the month */ + RTC_AlarmStruct->RTC_AlarmDateWeekDaySel = RTC_AlarmDateWeekDaySel_Date; + RTC_AlarmStruct->RTC_AlarmDateWeekDay = 1; + + /* Alarm Masks Settings : Mask = all fields are not masked */ + RTC_AlarmStruct->RTC_AlarmMask = RTC_AlarmMask_None; +} + +/** + * @brief Get the RTC Alarm value and masks. + * @param RTC_Format: specifies the format of the output parameters. + * This parameter can be one of the following values: + * @arg RTC_Format_BIN: Binary data format + * @arg RTC_Format_BCD: BCD data format + * @param RTC_Alarm: specifies the alarm to be read. + * This parameter can be one of the following values: + * @arg RTC_Alarm_A: to select Alarm A + * @param RTC_AlarmStruct: pointer to a RTC_AlarmTypeDef structure that will + * contains the output alarm configuration values. + * @retval None + */ +void RTC_GetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct) +{ + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_RTC_FORMAT(RTC_Format)); + assert_param(IS_RTC_ALARM(RTC_Alarm)); + + /* Get the RTC_ALRMAR register */ + tmpreg = (uint32_t)(RTC->ALRMAR); + + /* Fill the structure with the read parameters */ + RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours = (uint32_t)((tmpreg & (RTC_ALRMAR_HT | \ + RTC_ALRMAR_HU)) >> 16); + RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = (uint32_t)((tmpreg & (RTC_ALRMAR_MNT | \ + RTC_ALRMAR_MNU)) >> 8); + RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = (uint32_t)(tmpreg & (RTC_ALRMAR_ST | \ + RTC_ALRMAR_SU)); + RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = (uint32_t)((tmpreg & RTC_ALRMAR_PM) >> 16); + RTC_AlarmStruct->RTC_AlarmDateWeekDay = (uint32_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> 24); + RTC_AlarmStruct->RTC_AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL); + RTC_AlarmStruct->RTC_AlarmMask = (uint32_t)(tmpreg & RTC_AlarmMask_All); + + if (RTC_Format == RTC_Format_BIN) + { + RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours = RTC_Bcd2ToByte(RTC_AlarmStruct-> \ + RTC_AlarmTime.RTC_Hours); + RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = RTC_Bcd2ToByte(RTC_AlarmStruct-> \ + RTC_AlarmTime.RTC_Minutes); + RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = RTC_Bcd2ToByte(RTC_AlarmStruct-> \ + RTC_AlarmTime.RTC_Seconds); + RTC_AlarmStruct->RTC_AlarmDateWeekDay = RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmDateWeekDay); + } +} + +/** + * @brief Enables or disables the specified RTC Alarm. + * @param RTC_Alarm: specifies the alarm to be configured. + * This parameter can be any combination of the following values: + * @arg RTC_Alarm_A: to select Alarm A + * @param NewState: new state of the specified alarm. + * This parameter can be: ENABLE or DISABLE. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: RTC Alarm is enabled/disabled + * - ERROR: RTC Alarm is not enabled/disabled + */ +ErrorStatus RTC_AlarmCmd(uint32_t RTC_Alarm, FunctionalState NewState) +{ + __IO uint32_t alarmcounter = 0x00; + uint32_t alarmstatus = 0x00; + ErrorStatus status = ERROR; + + /* Check the parameters */ + assert_param(IS_RTC_CMD_ALARM(RTC_Alarm)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + /* Disable the write protection for RTC registers */ + RTC->WPR = 0xCA; + RTC->WPR = 0x53; + + /* Configure the Alarm state */ + if (NewState != DISABLE) + { + RTC->CR |= (uint32_t)RTC_Alarm; + + status = SUCCESS; + } + else + { + /* Disable the Alarm in RTC_CR register */ + RTC->CR &= (uint32_t)~RTC_Alarm; + + /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */ + do + { + alarmstatus = RTC->ISR & (RTC_Alarm >> 8); + alarmcounter++; + } while((alarmcounter != INITMODE_TIMEOUT) && (alarmstatus == 0x00)); + + if ((RTC->ISR & (RTC_Alarm >> 8)) == RESET) + { + status = ERROR; + } + else + { + status = SUCCESS; + } + } + + /* Enable the write protection for RTC registers */ + RTC->WPR = 0xFF; + + return status; +} + +/** + * @brief Configure the RTC AlarmA/B Subseconds value and mask. + * @note This function is performed only when the Alarm is disabled. + * @param RTC_Alarm: specifies the alarm to be configured. + * This parameter can be one of the following values: + * @arg RTC_Alarm_A: to select Alarm A + * @param RTC_AlarmSubSecondValue: specifies the Subseconds value. + * This parameter can be a value from 0 to 0x00007FFF. + * @param RTC_AlarmSubSecondMask: specifies the Subseconds Mask. + * This parameter can be any combination of the following values: + * @arg RTC_AlarmSubSecondMask_All: All Alarm SS fields are masked. + * There is no comparison on sub seconds for Alarm. + * @arg RTC_AlarmSubSecondMask_SS14_1: SS[14:1] are don't care in Alarm comparison. + * Only SS[0] is compared + * @arg RTC_AlarmSubSecondMask_SS14_2: SS[14:2] are don't care in Alarm comparison. + * Only SS[1:0] are compared + * @arg RTC_AlarmSubSecondMask_SS14_3: SS[14:3] are don't care in Alarm comparison. + * Only SS[2:0] are compared + * @arg RTC_AlarmSubSecondMask_SS14_4: SS[14:4] are don't care in Alarm comparison. + * Only SS[3:0] are compared + * @arg RTC_AlarmSubSecondMask_SS14_5: SS[14:5] are don't care in Alarm comparison. + * Only SS[4:0] are compared + * @arg RTC_AlarmSubSecondMask_SS14_6: SS[14:6] are don't care in Alarm comparison. + * Only SS[5:0] are compared + * @arg RTC_AlarmSubSecondMask_SS14_7: SS[14:7] are don't care in Alarm comparison. + * Only SS[6:0] are compared + * @arg RTC_AlarmSubSecondMask_SS14_8: SS[14:8] are don't care in Alarm comparison. + * Only SS[7:0] are compared + * @arg RTC_AlarmSubSecondMask_SS14_9: SS[14:9] are don't care in Alarm comparison. + * Only SS[8:0] are compared + * @arg RTC_AlarmSubSecondMask_SS14_10: SS[14:10] are don't care in Alarm comparison. + * Only SS[9:0] are compared + * @arg RTC_AlarmSubSecondMask_SS14_11: SS[14:11] are don't care in Alarm comparison. + * Only SS[10:0] are compared + * @arg RTC_AlarmSubSecondMask_SS14_12: SS[14:12] are don't care in Alarm comparison. + * Only SS[11:0] are compared + * @arg RTC_AlarmSubSecondMask_SS14_13: SS[14:13] are don't care in Alarm comparison. + * Only SS[12:0] are compared + * @arg RTC_AlarmSubSecondMask_SS14: SS[14] is don't care in Alarm comparison. + * Only SS[13:0] are compared + * @arg RTC_AlarmSubSecondMask_None: SS[14:0] are compared and must match to activate alarm + * @retval None + */ +void RTC_AlarmSubSecondConfig(uint32_t RTC_Alarm, uint32_t RTC_AlarmSubSecondValue, uint8_t RTC_AlarmSubSecondMask) +{ + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_RTC_ALARM(RTC_Alarm)); + assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(RTC_AlarmSubSecondValue)); + assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(RTC_AlarmSubSecondMask)); + + /* Disable the write protection for RTC registers */ + RTC->WPR = 0xCA; + RTC->WPR = 0x53; + + /* Configure the Alarm A or Alarm B SubSecond registers */ + tmpreg = (uint32_t) (((uint32_t)(RTC_AlarmSubSecondValue)) | ((uint32_t)(RTC_AlarmSubSecondMask) << 24)); + + /* Configure the AlarmA SubSecond register */ + RTC->ALRMASSR = tmpreg; + + /* Enable the write protection for RTC registers */ + RTC->WPR = 0xFF; + +} + +/** + * @brief Gets the RTC Alarm Subseconds value. + * @param RTC_Alarm: specifies the alarm to be read. + * This parameter can be one of the following values: + * @arg RTC_Alarm_A: to select Alarm A + * @param None + * @retval RTC Alarm Subseconds value. + */ +uint32_t RTC_GetAlarmSubSecond(uint32_t RTC_Alarm) +{ + uint32_t tmpreg = 0; + + /* Get the RTC_ALRMAR register */ + tmpreg = (uint32_t)((RTC->ALRMASSR) & RTC_ALRMASSR_SS); + + return (tmpreg); +} + +/** + * @} + */ + +/** @defgroup RTC_Group4 WakeUp Timer configuration functions + * @brief WakeUp Timer configuration functions + * +@verbatim + =============================================================================== + ##### WakeUp Timer configuration functions ##### + =============================================================================== + + [..] This section provide functions allowing to program and read the RTC WakeUp. + +@endverbatim + * @{ + */ + +/** + * @brief Configures the RTC Wakeup clock source. + * This function is available for STM32F072 devices. + * @note The WakeUp Clock source can only be changed when the RTC WakeUp + * is disabled (Use the RTC_WakeUpCmd(DISABLE)). + * @param RTC_WakeUpClock: Wakeup Clock source. + * This parameter can be one of the following values: + * @arg RTC_WakeUpClock_RTCCLK_Div16 + * @arg RTC_WakeUpClock_RTCCLK_Div8 + * @arg RTC_WakeUpClock_RTCCLK_Div4 + * @arg RTC_WakeUpClock_RTCCLK_Div2 + * @arg RTC_WakeUpClock_CK_SPRE_16bits + * @arg RTC_WakeUpClock_CK_SPRE_17bits + * @retval None + */ +void RTC_WakeUpClockConfig(uint32_t RTC_WakeUpClock) +{ + /* Check the parameters */ + assert_param(IS_RTC_WAKEUP_CLOCK(RTC_WakeUpClock)); + + /* Disable the write protection for RTC registers */ + RTC->WPR = 0xCA; + RTC->WPR = 0x53; + + /* Clear the Wakeup Timer clock source bits in CR register */ + RTC->CR &= (uint32_t)~RTC_CR_WUCKSEL; + + /* Configure the clock source */ + RTC->CR |= (uint32_t)RTC_WakeUpClock; + + /* Enable the write protection for RTC registers */ + RTC->WPR = 0xFF; +} + +/** + * @brief Configures the RTC Wakeup counter. + * This function is available for STM32F072 devices. + * @note The RTC WakeUp counter can only be written when the RTC WakeUp + * is disabled (Use the RTC_WakeUpCmd(DISABLE)). + * @param RTC_WakeUpCounter: specifies the WakeUp counter. + * This parameter can be a value from 0x0000 to 0xFFFF. + * @retval None + */ +void RTC_SetWakeUpCounter(uint32_t RTC_WakeUpCounter) +{ + /* Check the parameters */ + assert_param(IS_RTC_WAKEUP_COUNTER(RTC_WakeUpCounter)); + + /* Disable the write protection for RTC registers */ + RTC->WPR = 0xCA; + RTC->WPR = 0x53; + + /* Configure the Wakeup Timer counter */ + RTC->WUTR = (uint32_t)RTC_WakeUpCounter; + + /* Enable the write protection for RTC registers */ + RTC->WPR = 0xFF; +} + +/** + * @brief Returns the RTC WakeUp timer counter value. + * This function is available for STM32F072 devices. + * @param None + * @retval The RTC WakeUp Counter value. + */ +uint32_t RTC_GetWakeUpCounter(void) +{ + /* Get the counter value */ + return ((uint32_t)(RTC->WUTR & RTC_WUTR_WUT)); +} + +/** + * @brief Enables or Disables the RTC WakeUp timer. + * This function is available for STM32F072 devices. + * @param NewState: new state of the WakeUp timer. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +ErrorStatus RTC_WakeUpCmd(FunctionalState NewState) +{ + __IO uint32_t wutcounter = 0x00; + uint32_t wutwfstatus = 0x00; + ErrorStatus status = ERROR; + + /* Check the parameters */ + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + /* Disable the write protection for RTC registers */ + RTC->WPR = 0xCA; + RTC->WPR = 0x53; + + if (NewState != DISABLE) + { + /* Enable the Wakeup Timer */ + RTC->CR |= (uint32_t)RTC_CR_WUTE; + status = SUCCESS; + } + else + { + /* Disable the Wakeup Timer */ + RTC->CR &= (uint32_t)~RTC_CR_WUTE; + /* Wait till RTC WUTWF flag is set and if Time out is reached exit */ + do + { + wutwfstatus = RTC->ISR & RTC_ISR_WUTWF; + wutcounter++; + } while((wutcounter != INITMODE_TIMEOUT) && (wutwfstatus == 0x00)); + + if ((RTC->ISR & RTC_ISR_WUTWF) == RESET) + { + status = ERROR; + } + else + { + status = SUCCESS; + } + } + + /* Enable the write protection for RTC registers */ + RTC->WPR = 0xFF; + + return status; +} + +/** + * @} + */ + +/** @defgroup RTC_Group5 Daylight Saving configuration functions + * @brief Daylight Saving configuration functions + * +@verbatim + =============================================================================== + ##### WakeUp Timer configuration functions ##### + =============================================================================== + [..] This section provide functions allowing to program and read the RTC WakeUp. + + This section provide functions allowing to configure the RTC DayLight Saving. + +@endverbatim + * @{ + */ + +/** + * @brief Adds or substract one hour from the current time. + * @param RTC_DayLightSaveOperation: the value of hour adjustment. + * This parameter can be one of the following values: + * @arg RTC_DayLightSaving_SUB1H: Substract one hour (winter time) + * @arg RTC_DayLightSaving_ADD1H: Add one hour (summer time) + * @param RTC_StoreOperation: Specifies the value to be written in the BCK bit + * in CR register to store the operation. + * This parameter can be one of the following values: + * @arg RTC_StoreOperation_Reset: BCK Bit Reset + * @arg RTC_StoreOperation_Set: BCK Bit Set + * @retval None + */ +void RTC_DayLightSavingConfig(uint32_t RTC_DayLightSaving, uint32_t RTC_StoreOperation) +{ + /* Check the parameters */ + assert_param(IS_RTC_DAYLIGHT_SAVING(RTC_DayLightSaving)); + assert_param(IS_RTC_STORE_OPERATION(RTC_StoreOperation)); + + /* Disable the write protection for RTC registers */ + RTC->WPR = 0xCA; + RTC->WPR = 0x53; + + /* Clear the bits to be configured */ + RTC->CR &= (uint32_t)~(RTC_CR_BCK); + + /* Configure the RTC_CR register */ + RTC->CR |= (uint32_t)(RTC_DayLightSaving | RTC_StoreOperation); + + /* Enable the write protection for RTC registers */ + RTC->WPR = 0xFF; +} + +/** + * @brief Returns the RTC Day Light Saving stored operation. + * @param None + * @retval RTC Day Light Saving stored operation. + * - RTC_StoreOperation_Reset + * - RTC_StoreOperation_Set + */ +uint32_t RTC_GetStoreOperation(void) +{ + return (RTC->CR & RTC_CR_BCK); +} + +/** + * @} + */ + +/** @defgroup RTC_Group6 Output pin Configuration function + * @brief Output pin Configuration function + * +@verbatim + =============================================================================== + ##### Output pin Configuration function ##### + =============================================================================== + [..] This section provide functions allowing to configure the RTC Output source. + +@endverbatim + * @{ + */ + +/** + * @brief Configures the RTC output source (AFO_ALARM). + * @param RTC_Output: Specifies which signal will be routed to the RTC output. + * This parameter can be one of the following values: + * @arg RTC_Output_Disable: No output selected + * @arg RTC_Output_AlarmA: signal of AlarmA mapped to output + * @arg RTC_Output_WakeUp: signal of WakeUp mapped to output, available only for STM32F072 devices + * @param RTC_OutputPolarity: Specifies the polarity of the output signal. + * This parameter can be one of the following: + * @arg RTC_OutputPolarity_High: The output pin is high when the + * ALRAF is high (depending on OSEL) + * @arg RTC_OutputPolarity_Low: The output pin is low when the + * ALRAF is high (depending on OSEL) + * @retval None + */ +void RTC_OutputConfig(uint32_t RTC_Output, uint32_t RTC_OutputPolarity) +{ + /* Check the parameters */ + assert_param(IS_RTC_OUTPUT(RTC_Output)); + assert_param(IS_RTC_OUTPUT_POL(RTC_OutputPolarity)); + + /* Disable the write protection for RTC registers */ + RTC->WPR = 0xCA; + RTC->WPR = 0x53; + + /* Clear the bits to be configured */ + RTC->CR &= (uint32_t)~(RTC_CR_OSEL | RTC_CR_POL); + + /* Configure the output selection and polarity */ + RTC->CR |= (uint32_t)(RTC_Output | RTC_OutputPolarity); + + /* Enable the write protection for RTC registers */ + RTC->WPR = 0xFF; +} + +/** + * @} + */ + +/** @defgroup RTC_Group7 Digital Calibration configuration functions + * @brief Digital Calibration configuration functions + * +@verbatim + =============================================================================== + ##### Digital Calibration configuration functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Enables or disables the RTC clock to be output through the relative pin. + * @param NewState: new state of the digital calibration Output. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void RTC_CalibOutputCmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + /* Disable the write protection for RTC registers */ + RTC->WPR = 0xCA; + RTC->WPR = 0x53; + + if (NewState != DISABLE) + { + /* Enable the RTC clock output */ + RTC->CR |= (uint32_t)RTC_CR_COE; + } + else + { + /* Disable the RTC clock output */ + RTC->CR &= (uint32_t)~RTC_CR_COE; + } + + /* Enable the write protection for RTC registers */ + RTC->WPR = 0xFF; +} + +/** + * @brief Configure the Calibration Pinout (RTC_CALIB) Selection (1Hz or 512Hz). + * @param RTC_CalibOutput: Select the Calibration output Selection . + * This parameter can be one of the following values: + * @arg RTC_CalibOutput_512Hz: A signal has a regular waveform at 512Hz. + * @arg RTC_CalibOutput_1Hz: A signal has a regular waveform at 1Hz. + * @retval None +*/ +void RTC_CalibOutputConfig(uint32_t RTC_CalibOutput) +{ + /* Check the parameters */ + assert_param(IS_RTC_CALIB_OUTPUT(RTC_CalibOutput)); + + /* Disable the write protection for RTC registers */ + RTC->WPR = 0xCA; + RTC->WPR = 0x53; + + /*clear flags before config*/ + RTC->CR &= (uint32_t)~(RTC_CR_CALSEL); + + /* Configure the RTC_CR register */ + RTC->CR |= (uint32_t)RTC_CalibOutput; + + /* Enable the write protection for RTC registers */ + RTC->WPR = 0xFF; +} + +/** + * @brief Configures the Smooth Calibration Settings. + * @param RTC_SmoothCalibPeriod: Select the Smooth Calibration Period. + * This parameter can be can be one of the following values: + * @arg RTC_SmoothCalibPeriod_32sec: The smooth calibration periode is 32s. + * @arg RTC_SmoothCalibPeriod_16sec: The smooth calibration periode is 16s. + * @arg RTC_SmoothCalibPeriod_8sec: The smooth calibartion periode is 8s. + * @param RTC_SmoothCalibPlusPulses: Select to Set or reset the CALP bit. + * This parameter can be one of the following values: + * @arg RTC_SmoothCalibPlusPulses_Set: Add one RTCCLK puls every 2**11 pulses. + * @arg RTC_SmoothCalibPlusPulses_Reset: No RTCCLK pulses are added. + * @param RTC_SmouthCalibMinusPulsesValue: Select the value of CALM[8:0] bits. + * This parameter can be one any value from 0 to 0x000001FF. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: RTC Calib registers are configured + * - ERROR: RTC Calib registers are not configured +*/ +ErrorStatus RTC_SmoothCalibConfig(uint32_t RTC_SmoothCalibPeriod, + uint32_t RTC_SmoothCalibPlusPulses, + uint32_t RTC_SmouthCalibMinusPulsesValue) +{ + ErrorStatus status = ERROR; + uint32_t recalpfcount = 0; + + /* Check the parameters */ + assert_param(IS_RTC_SMOOTH_CALIB_PERIOD(RTC_SmoothCalibPeriod)); + assert_param(IS_RTC_SMOOTH_CALIB_PLUS(RTC_SmoothCalibPlusPulses)); + assert_param(IS_RTC_SMOOTH_CALIB_MINUS(RTC_SmouthCalibMinusPulsesValue)); + + /* Disable the write protection for RTC registers */ + RTC->WPR = 0xCA; + RTC->WPR = 0x53; + + /* check if a calibration is pending*/ + if ((RTC->ISR & RTC_ISR_RECALPF) != RESET) + { + /* wait until the Calibration is completed*/ + while (((RTC->ISR & RTC_ISR_RECALPF) != RESET) && (recalpfcount != RECALPF_TIMEOUT)) + { + recalpfcount++; + } + } + + /* check if the calibration pending is completed or if there is no calibration operation at all*/ + if ((RTC->ISR & RTC_ISR_RECALPF) == RESET) + { + /* Configure the Smooth calibration settings */ + RTC->CALR = (uint32_t)((uint32_t)RTC_SmoothCalibPeriod | (uint32_t)RTC_SmoothCalibPlusPulses | (uint32_t)RTC_SmouthCalibMinusPulsesValue); + + status = SUCCESS; + } + else + { + status = ERROR; + } + + /* Enable the write protection for RTC registers */ + RTC->WPR = 0xFF; + + return (ErrorStatus)(status); +} + +/** + * @} + */ + + +/** @defgroup RTC_Group8 TimeStamp configuration functions + * @brief TimeStamp configuration functions + * +@verbatim + =============================================================================== + ##### TimeStamp configuration functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Enables or Disables the RTC TimeStamp functionality with the + * specified time stamp pin stimulating edge. + * @param RTC_TimeStampEdge: Specifies the pin edge on which the TimeStamp is + * activated. + * This parameter can be one of the following: + * @arg RTC_TimeStampEdge_Rising: the Time stamp event occurs on the rising + * edge of the related pin. + * @arg RTC_TimeStampEdge_Falling: the Time stamp event occurs on the + * falling edge of the related pin. + * @param NewState: new state of the TimeStamp. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void RTC_TimeStampCmd(uint32_t RTC_TimeStampEdge, FunctionalState NewState) +{ + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_RTC_TIMESTAMP_EDGE(RTC_TimeStampEdge)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + /* Get the RTC_CR register and clear the bits to be configured */ + tmpreg = (uint32_t)(RTC->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE)); + + /* Get the new configuration */ + if (NewState != DISABLE) + { + tmpreg |= (uint32_t)(RTC_TimeStampEdge | RTC_CR_TSE); + } + else + { + tmpreg |= (uint32_t)(RTC_TimeStampEdge); + } + + /* Disable the write protection for RTC registers */ + RTC->WPR = 0xCA; + RTC->WPR = 0x53; + + /* Configure the Time Stamp TSEDGE and Enable bits */ + RTC->CR = (uint32_t)tmpreg; + + /* Enable the write protection for RTC registers */ + RTC->WPR = 0xFF; +} + +/** + * @brief Get the RTC TimeStamp value and masks. + * @param RTC_Format: specifies the format of the output parameters. + * This parameter can be one of the following values: + * @arg RTC_Format_BIN: Binary data format + * @arg RTC_Format_BCD: BCD data format + * @param RTC_StampTimeStruct: pointer to a RTC_TimeTypeDef structure that will + * contains the TimeStamp time values. + * @param RTC_StampDateStruct: pointer to a RTC_DateTypeDef structure that will + * contains the TimeStamp date values. + * @retval None + */ +void RTC_GetTimeStamp(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_StampTimeStruct, + RTC_DateTypeDef* RTC_StampDateStruct) +{ + uint32_t tmptime = 0, tmpdate = 0; + + /* Check the parameters */ + assert_param(IS_RTC_FORMAT(RTC_Format)); + + /* Get the TimeStamp time and date registers values */ + tmptime = (uint32_t)(RTC->TSTR & RTC_TR_RESERVED_MASK); + tmpdate = (uint32_t)(RTC->TSDR & RTC_DR_RESERVED_MASK); + + /* Fill the Time structure fields with the read parameters */ + RTC_StampTimeStruct->RTC_Hours = (uint8_t)((tmptime & (RTC_TR_HT | RTC_TR_HU)) >> 16); + RTC_StampTimeStruct->RTC_Minutes = (uint8_t)((tmptime & (RTC_TR_MNT | RTC_TR_MNU)) >> 8); + RTC_StampTimeStruct->RTC_Seconds = (uint8_t)(tmptime & (RTC_TR_ST | RTC_TR_SU)); + RTC_StampTimeStruct->RTC_H12 = (uint8_t)((tmptime & (RTC_TR_PM)) >> 16); + + /* Fill the Date structure fields with the read parameters */ + RTC_StampDateStruct->RTC_Year = 0; + RTC_StampDateStruct->RTC_Month = (uint8_t)((tmpdate & (RTC_DR_MT | RTC_DR_MU)) >> 8); + RTC_StampDateStruct->RTC_Date = (uint8_t)(tmpdate & (RTC_DR_DT | RTC_DR_DU)); + RTC_StampDateStruct->RTC_WeekDay = (uint8_t)((tmpdate & (RTC_DR_WDU)) >> 13); + + /* Check the input parameters format */ + if (RTC_Format == RTC_Format_BIN) + { + /* Convert the Time structure parameters to Binary format */ + RTC_StampTimeStruct->RTC_Hours = (uint8_t)RTC_Bcd2ToByte(RTC_StampTimeStruct->RTC_Hours); + RTC_StampTimeStruct->RTC_Minutes = (uint8_t)RTC_Bcd2ToByte(RTC_StampTimeStruct->RTC_Minutes); + RTC_StampTimeStruct->RTC_Seconds = (uint8_t)RTC_Bcd2ToByte(RTC_StampTimeStruct->RTC_Seconds); + + /* Convert the Date structure parameters to Binary format */ + RTC_StampDateStruct->RTC_Month = (uint8_t)RTC_Bcd2ToByte(RTC_StampDateStruct->RTC_Month); + RTC_StampDateStruct->RTC_Date = (uint8_t)RTC_Bcd2ToByte(RTC_StampDateStruct->RTC_Date); + RTC_StampDateStruct->RTC_WeekDay = (uint8_t)RTC_Bcd2ToByte(RTC_StampDateStruct->RTC_WeekDay); + } +} + +/** + * @brief Get the RTC timestamp Subseconds value. + * @param None + * @retval RTC current timestamp Subseconds value. + */ +uint32_t RTC_GetTimeStampSubSecond(void) +{ + /* Get timestamp subseconds values from the correspondent registers */ + return (uint32_t)(RTC->TSSSR); +} + +/** + * @} + */ + +/** @defgroup RTC_Group9 Tampers configuration functions + * @brief Tampers configuration functions + * +@verbatim + =============================================================================== + ##### Tampers configuration functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Configures the select Tamper pin edge. + * @param RTC_Tamper: Selected tamper pin. + * This parameter can be any combination of the following values: + * @arg RTC_Tamper_1: Select Tamper 1. + * @arg RTC_Tamper_2: Select Tamper 2. + * @param RTC_TamperTrigger: Specifies the trigger on the tamper pin that + * stimulates tamper event. + * This parameter can be one of the following values: + * @arg RTC_TamperTrigger_RisingEdge: Rising Edge of the tamper pin causes tamper event. + * @arg RTC_TamperTrigger_FallingEdge: Falling Edge of the tamper pin causes tamper event. + * @arg RTC_TamperTrigger_LowLevel: Low Level of the tamper pin causes tamper event. + * @arg RTC_TamperTrigger_HighLevel: High Level of the tamper pin causes tamper event. + * @retval None + */ +void RTC_TamperTriggerConfig(uint32_t RTC_Tamper, uint32_t RTC_TamperTrigger) +{ + /* Check the parameters */ + assert_param(IS_RTC_TAMPER(RTC_Tamper)); + assert_param(IS_RTC_TAMPER_TRIGGER(RTC_TamperTrigger)); + + if (RTC_TamperTrigger == RTC_TamperTrigger_RisingEdge) + { + /* Configure the RTC_TAFCR register */ + RTC->TAFCR &= (uint32_t)((uint32_t)~(RTC_Tamper << 1)); + } + else + { + /* Configure the RTC_TAFCR register */ + RTC->TAFCR |= (uint32_t)(RTC_Tamper << 1); + } +} + +/** + * @brief Enables or Disables the Tamper detection. + * @param RTC_Tamper: Selected tamper pin. + * This parameter can be any combination of the following values: + * @arg RTC_Tamper_1: Select Tamper 1. + * @arg RTC_Tamper_2: Select Tamper 2. + * @param NewState: new state of the tamper pin. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void RTC_TamperCmd(uint32_t RTC_Tamper, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_RTC_TAMPER(RTC_Tamper)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the selected Tamper pin */ + RTC->TAFCR |= (uint32_t)RTC_Tamper; + } + else + { + /* Disable the selected Tamper pin */ + RTC->TAFCR &= (uint32_t)~RTC_Tamper; + } +} + +/** + * @brief Configures the Tampers Filter. + * @param RTC_TamperFilter: Specifies the tampers filter. + * This parameter can be one of the following values: + * @arg RTC_TamperFilter_Disable: Tamper filter is disabled. + * @arg RTC_TamperFilter_2Sample: Tamper is activated after 2 consecutive + * samples at the active level + * @arg RTC_TamperFilter_4Sample: Tamper is activated after 4 consecutive + * samples at the active level + * @arg RTC_TamperFilter_8Sample: Tamper is activated after 8 consecutive + * samples at the active level + * @retval None + */ +void RTC_TamperFilterConfig(uint32_t RTC_TamperFilter) +{ + /* Check the parameters */ + assert_param(IS_RTC_TAMPER_FILTER(RTC_TamperFilter)); + + /* Clear TAMPFLT[1:0] bits in the RTC_TAFCR register */ + RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TAMPFLT); + + /* Configure the RTC_TAFCR register */ + RTC->TAFCR |= (uint32_t)RTC_TamperFilter; +} + +/** + * @brief Configures the Tampers Sampling Frequency. + * @param RTC_TamperSamplingFreq: Specifies the tampers Sampling Frequency. + * This parameter can be one of the following values: + * @arg RTC_TamperSamplingFreq_RTCCLK_Div32768: Each of the tamper inputs are sampled + * with a frequency = RTCCLK / 32768 + * @arg RTC_TamperSamplingFreq_RTCCLK_Div16384: Each of the tamper inputs are sampled + * with a frequency = RTCCLK / 16384 + * @arg RTC_TamperSamplingFreq_RTCCLK_Div8192: Each of the tamper inputs are sampled + * with a frequency = RTCCLK / 8192 + * @arg RTC_TamperSamplingFreq_RTCCLK_Div4096: Each of the tamper inputs are sampled + * with a frequency = RTCCLK / 4096 + * @arg RTC_TamperSamplingFreq_RTCCLK_Div2048: Each of the tamper inputs are sampled + * with a frequency = RTCCLK / 2048 + * @arg RTC_TamperSamplingFreq_RTCCLK_Div1024: Each of the tamper inputs are sampled + * with a frequency = RTCCLK / 1024 + * @arg RTC_TamperSamplingFreq_RTCCLK_Div512: Each of the tamper inputs are sampled + * with a frequency = RTCCLK / 512 + * @arg RTC_TamperSamplingFreq_RTCCLK_Div256: Each of the tamper inputs are sampled + * with a frequency = RTCCLK / 256 + * @retval None + */ +void RTC_TamperSamplingFreqConfig(uint32_t RTC_TamperSamplingFreq) +{ + /* Check the parameters */ + assert_param(IS_RTC_TAMPER_SAMPLING_FREQ(RTC_TamperSamplingFreq)); + + /* Clear TAMPFREQ[2:0] bits in the RTC_TAFCR register */ + RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TAMPFREQ); + + /* Configure the RTC_TAFCR register */ + RTC->TAFCR |= (uint32_t)RTC_TamperSamplingFreq; +} + +/** + * @brief Configures the Tampers Pins input Precharge Duration. + * @param RTC_TamperPrechargeDuration: Specifies the Tampers Pins input + * Precharge Duration. + * This parameter can be one of the following values: + * @arg RTC_TamperPrechargeDuration_1RTCCLK: Tamper pins are pre-charged before sampling during 1 RTCCLK cycle + * @arg RTC_TamperPrechargeDuration_2RTCCLK: Tamper pins are pre-charged before sampling during 2 RTCCLK cycle + * @arg RTC_TamperPrechargeDuration_4RTCCLK: Tamper pins are pre-charged before sampling during 4 RTCCLK cycle + * @arg RTC_TamperPrechargeDuration_8RTCCLK: Tamper pins are pre-charged before sampling during 8 RTCCLK cycle + * @retval None + */ +void RTC_TamperPinsPrechargeDuration(uint32_t RTC_TamperPrechargeDuration) +{ + /* Check the parameters */ + assert_param(IS_RTC_TAMPER_PRECHARGE_DURATION(RTC_TamperPrechargeDuration)); + + /* Clear TAMPPRCH[1:0] bits in the RTC_TAFCR register */ + RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TAMPPRCH); + + /* Configure the RTC_TAFCR register */ + RTC->TAFCR |= (uint32_t)RTC_TamperPrechargeDuration; +} + +/** + * @brief Enables or Disables the TimeStamp on Tamper Detection Event. + * @note The timestamp is valid even the TSE bit in tamper control register + * is reset. + * @param NewState: new state of the timestamp on tamper event. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void RTC_TimeStampOnTamperDetectionCmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Save timestamp on tamper detection event */ + RTC->TAFCR |= (uint32_t)RTC_TAFCR_TAMPTS; + } + else + { + /* Tamper detection does not cause a timestamp to be saved */ + RTC->TAFCR &= (uint32_t)~RTC_TAFCR_TAMPTS; + } +} + +/** + * @brief Enables or Disables the Precharge of Tamper pin. + * @param NewState: new state of tamper pull up. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void RTC_TamperPullUpCmd(FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable precharge of the selected Tamper pin */ + RTC->TAFCR &= (uint32_t)~RTC_TAFCR_TAMPPUDIS; + } + else + { + /* Disable precharge of the selected Tamper pin */ + RTC->TAFCR |= (uint32_t)RTC_TAFCR_TAMPPUDIS; + } +} + +/** + * @} + */ + +/** @defgroup RTC_Group10 Backup Data Registers configuration functions + * @brief Backup Data Registers configuration functions + * +@verbatim + =============================================================================== + ##### Backup Data Registers configuration functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Writes a data in a specified RTC Backup data register. + * @param RTC_BKP_DR: RTC Backup data Register number. + * This parameter can be: RTC_BKP_DRx where x can be from 0 to 4 to + * specify the register. + * @param Data: Data to be written in the specified RTC Backup data register. + * @retval None + */ +void RTC_WriteBackupRegister(uint32_t RTC_BKP_DR, uint32_t Data) +{ + __IO uint32_t tmp = 0; + + /* Check the parameters */ + assert_param(IS_RTC_BKP(RTC_BKP_DR)); + + tmp = RTC_BASE + 0x50; + tmp += (RTC_BKP_DR * 4); + + /* Write the specified register */ + *(__IO uint32_t *)tmp = (uint32_t)Data; +} + +/** + * @brief Reads data from the specified RTC Backup data Register. + * @param RTC_BKP_DR: RTC Backup data Register number. + * This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to + * specify the register. + * @retval None + */ +uint32_t RTC_ReadBackupRegister(uint32_t RTC_BKP_DR) +{ + __IO uint32_t tmp = 0; + + /* Check the parameters */ + assert_param(IS_RTC_BKP(RTC_BKP_DR)); + + tmp = RTC_BASE + 0x50; + tmp += (RTC_BKP_DR * 4); + + /* Read the specified register */ + return (*(__IO uint32_t *)tmp); +} + +/** + * @} + */ + +/** @defgroup RTC_Group11 Output Type Config configuration functions + * @brief Output Type Config configuration functions + * +@verbatim + =============================================================================== + ##### Output Type Config configuration functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Configures the RTC Output Pin mode. + * @param RTC_OutputType: specifies the RTC Output (PC13) pin mode. + * This parameter can be one of the following values: + * @arg RTC_OutputType_OpenDrain: RTC Output (PC13) is configured in + * Open Drain mode. + * @arg RTC_OutputType_PushPull: RTC Output (PC13) is configured in + * Push Pull mode. + * @retval None + */ +void RTC_OutputTypeConfig(uint32_t RTC_OutputType) +{ + /* Check the parameters */ + assert_param(IS_RTC_OUTPUT_TYPE(RTC_OutputType)); + + RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_ALARMOUTTYPE); + RTC->TAFCR |= (uint32_t)(RTC_OutputType); +} + +/** + * @} + */ + +/** @defgroup RTC_Group12 Shift control synchronisation functions + * @brief Shift control synchronisation functions + * +@verbatim + =============================================================================== + ##### Shift control synchronisation functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Configures the Synchronization Shift Control Settings. + * @note When REFCKON is set, firmware must not write to Shift control register + * @param RTC_ShiftAdd1S: Select to add or not 1 second to the time Calendar. + * This parameter can be one of the following values : + * @arg RTC_ShiftAdd1S_Set: Add one second to the clock calendar. + * @arg RTC_ShiftAdd1S_Reset: No effect. + * @param RTC_ShiftSubFS: Select the number of Second Fractions to Substitute. + * This parameter can be one any value from 0 to 0x7FFF. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: RTC Shift registers are configured + * - ERROR: RTC Shift registers are not configured +*/ +ErrorStatus RTC_SynchroShiftConfig(uint32_t RTC_ShiftAdd1S, uint32_t RTC_ShiftSubFS) +{ + ErrorStatus status = ERROR; + uint32_t shpfcount = 0; + + /* Check the parameters */ + assert_param(IS_RTC_SHIFT_ADD1S(RTC_ShiftAdd1S)); + assert_param(IS_RTC_SHIFT_SUBFS(RTC_ShiftSubFS)); + + /* Disable the write protection for RTC registers */ + RTC->WPR = 0xCA; + RTC->WPR = 0x53; + + /* Check if a Shift is pending*/ + if ((RTC->ISR & RTC_ISR_SHPF) != RESET) + { + /* Wait until the shift is completed*/ + while (((RTC->ISR & RTC_ISR_SHPF) != RESET) && (shpfcount != SHPF_TIMEOUT)) + { + shpfcount++; + } + } + + /* Check if the Shift pending is completed or if there is no Shift operation at all*/ + if ((RTC->ISR & RTC_ISR_SHPF) == RESET) + { + /* check if the reference clock detection is disabled */ + if((RTC->CR & RTC_CR_REFCKON) == RESET) + { + /* Configure the Shift settings */ + RTC->SHIFTR = (uint32_t)(uint32_t)(RTC_ShiftSubFS) | (uint32_t)(RTC_ShiftAdd1S); + + if(RTC_WaitForSynchro() == ERROR) + { + status = ERROR; + } + else + { + status = SUCCESS; + } + } + else + { + status = ERROR; + } + } + else + { + status = ERROR; + } + + /* Enable the write protection for RTC registers */ + RTC->WPR = 0xFF; + + return (ErrorStatus)(status); +} + +/** + * @} + */ + +/** @defgroup RTC_Group13 Interrupts and flags management functions + * @brief Interrupts and flags management functions + * +@verbatim + =============================================================================== + ##### Interrupts and flags management functions ##### + =============================================================================== + [..] All RTC interrupts are connected to the EXTI controller. + + (+) To enable the RTC Alarm interrupt, the following sequence is required: + (++) Configure and enable the EXTI Line 17 in interrupt mode and select the rising + edge sensitivity using the EXTI_Init() function. + (++) Configure and enable the RTC_Alarm IRQ channel in the NVIC using the NVIC_Init() + function. + (++) Configure the RTC to generate RTC alarms (Alarm A) using + the RTC_SetAlarm() and RTC_AlarmCmd() functions. + + (+) To enable the RTC Tamper interrupt, the following sequence is required: + (++) Configure and enable the EXTI Line 19 in interrupt mode and select the rising + edge sensitivity using the EXTI_Init() function. + (++) Configure and enable the TAMP_STAMP IRQ channel in the NVIC using the NVIC_Init() + function. + (++) Configure the RTC to detect the RTC tamper event using the + RTC_TamperTriggerConfig() and RTC_TamperCmd() functions. + + (+) To enable the RTC TimeStamp interrupt, the following sequence is required: + (++) Configure and enable the EXTI Line 19 in interrupt mode and select the rising + edge sensitivity using the EXTI_Init() function. + (++) Configure and enable the TAMP_STAMP IRQ channel in the NVIC using the NVIC_Init() + function. + (++) Configure the RTC to detect the RTC time-stamp event using the + RTC_TimeStampCmd() functions. + +@endverbatim + * @{ + */ + +/** + * @brief Enables or disables the specified RTC interrupts. + * @param RTC_IT: specifies the RTC interrupt sources to be enabled or disabled. + * This parameter can be any combination of the following values: + * @arg RTC_IT_TS: Time Stamp interrupt mask + * @arg RTC_IT_WUT: WakeUp Timer interrupt mask, available only for STM32F072 devices + * @arg RTC_IT_ALRA: Alarm A interrupt mask + * @arg RTC_IT_TAMP: Tamper event interrupt mask + * @param NewState: new state of the specified RTC interrupts. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void RTC_ITConfig(uint32_t RTC_IT, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_RTC_CONFIG_IT(RTC_IT)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + /* Disable the write protection for RTC registers */ + RTC->WPR = 0xCA; + RTC->WPR = 0x53; + + if (NewState != DISABLE) + { + /* Configure the Interrupts in the RTC_CR register */ + RTC->CR |= (uint32_t)(RTC_IT & ~RTC_TAFCR_TAMPIE); + /* Configure the Tamper Interrupt in the RTC_TAFCR */ + RTC->TAFCR |= (uint32_t)(RTC_IT & RTC_TAFCR_TAMPIE); + } + else + { + /* Configure the Interrupts in the RTC_CR register */ + RTC->CR &= (uint32_t)~(RTC_IT & (uint32_t)~RTC_TAFCR_TAMPIE); + /* Configure the Tamper Interrupt in the RTC_TAFCR */ + RTC->TAFCR &= (uint32_t)~(RTC_IT & RTC_TAFCR_TAMPIE); + } + /* Enable the write protection for RTC registers */ + RTC->WPR = 0xFF; +} + +/** + * @brief Checks whether the specified RTC flag is set or not. + * @param RTC_FLAG: specifies the flag to check. + * This parameter can be one of the following values: + * @arg RTC_FLAG_RECALPF: RECALPF event flag + * @arg RTC_FLAG_TAMP2F: Tamper 2 event flag + * @arg RTC_FLAG_TAMP1F: Tamper 1 event flag + * @arg RTC_FLAG_TSOVF: Time Stamp OverFlow flag + * @arg RTC_FLAG_TSF: Time Stamp event flag + * @arg RTC_FLAG_WUTF: WakeUp Timer flag, available only for STM32F072 devices + * @arg RTC_FLAG_ALRAF: Alarm A flag + * @arg RTC_FLAG_INITF: Initialization mode flag + * @arg RTC_FLAG_RSF: Registers Synchronized flag + * @arg RTC_FLAG_INITS: Registers Configured flag + * @retval The new state of RTC_FLAG (SET or RESET). + */ +FlagStatus RTC_GetFlagStatus(uint32_t RTC_FLAG) +{ + FlagStatus bitstatus = RESET; + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_RTC_GET_FLAG(RTC_FLAG)); + + /* Get all the flags */ + tmpreg = (uint32_t)(RTC->ISR & RTC_FLAGS_MASK); + + /* Return the status of the flag */ + if ((tmpreg & RTC_FLAG) != (uint32_t)RESET) + { + bitstatus = SET; + } + else + { + bitstatus = RESET; + } + return bitstatus; +} + +/** + * @brief Clears the RTC's pending flags. + * @param RTC_FLAG: specifies the RTC flag to clear. + * This parameter can be any combination of the following values: + * @arg RTC_FLAG_TAMP2F: Tamper 2 event flag + * @arg RTC_FLAG_TAMP1F: Tamper 1 event flag + * @arg RTC_FLAG_TSOVF: Time Stamp Overflow flag + * @arg RTC_FLAG_TSF: Time Stamp event flag + * @arg RTC_FLAG_WUTF: WakeUp Timer flag, available only for STM32F072 devices + * @arg RTC_FLAG_ALRAF: Alarm A flag + * @arg RTC_FLAG_RSF: Registers Synchronized flag + * @retval None + */ +void RTC_ClearFlag(uint32_t RTC_FLAG) +{ + /* Check the parameters */ + assert_param(IS_RTC_CLEAR_FLAG(RTC_FLAG)); + + /* Clear the Flags in the RTC_ISR register */ + RTC->ISR = (uint32_t)((uint32_t)(~((RTC_FLAG | RTC_ISR_INIT)& 0x0001FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT))); +} + +/** + * @brief Checks whether the specified RTC interrupt has occurred or not. + * @param RTC_IT: specifies the RTC interrupt source to check. + * This parameter can be one of the following values: + * @arg RTC_IT_TS: Time Stamp interrupt + * @arg RTC_IT_WUT: WakeUp Timer interrupt, available only for STM32F072 devices + * @arg RTC_IT_ALRA: Alarm A interrupt + * @arg RTC_IT_TAMP1: Tamper1 event interrupt + * @arg RTC_IT_TAMP2: Tamper2 event interrupt + * @retval The new state of RTC_IT (SET or RESET). + */ +ITStatus RTC_GetITStatus(uint32_t RTC_IT) +{ + ITStatus bitstatus = RESET; + uint32_t tmpreg = 0, enablestatus = 0; + + /* Check the parameters */ + assert_param(IS_RTC_GET_IT(RTC_IT)); + + /* Get the TAMPER Interrupt enable bit and pending bit */ + tmpreg = (uint32_t)(RTC->TAFCR & (RTC_TAFCR_TAMPIE)); + + /* Get the Interrupt enable Status */ + enablestatus = (uint32_t)((RTC->CR & RTC_IT) | (tmpreg & ((RTC_IT >> (RTC_IT >> 18)) >> 15))); + + /* Get the Interrupt pending bit */ + tmpreg = (uint32_t)((RTC->ISR & (uint32_t)(RTC_IT >> 4))); + + /* Get the status of the Interrupt */ + if ((enablestatus != (uint32_t)RESET) && ((tmpreg & 0x0000FFFF) != (uint32_t)RESET)) + { + bitstatus = SET; + } + else + { + bitstatus = RESET; + } + return bitstatus; +} + +/** + * @brief Clears the RTC's interrupt pending bits. + * @param RTC_IT: specifies the RTC interrupt pending bit to clear. + * This parameter can be any combination of the following values: + * @arg RTC_IT_TS: Time Stamp interrupt + * @arg RTC_IT_WUT: WakeUp Timer interrupt, available only for STM32F072 devices + * @arg RTC_IT_ALRA: Alarm A interrupt + * @arg RTC_IT_TAMP1: Tamper1 event interrupt + * @arg RTC_IT_TAMP2: Tamper2 event interrupt + * @retval None + */ +void RTC_ClearITPendingBit(uint32_t RTC_IT) +{ + uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_RTC_CLEAR_IT(RTC_IT)); + + /* Get the RTC_ISR Interrupt pending bits mask */ + tmpreg = (uint32_t)(RTC_IT >> 4); + + /* Clear the interrupt pending bits in the RTC_ISR register */ + RTC->ISR = (uint32_t)((uint32_t)(~((tmpreg | RTC_ISR_INIT)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT))); +} + +/** + * @} + */ + +/** + * @brief Converts a 2 digit decimal to BCD format. + * @param Value: Byte to be converted. + * @retval Converted byte + */ +static uint8_t RTC_ByteToBcd2(uint8_t Value) +{ + uint8_t bcdhigh = 0; + + while (Value >= 10) + { + bcdhigh++; + Value -= 10; + } + + return ((uint8_t)(bcdhigh << 4) | Value); +} + +/** + * @brief Convert from 2 digit BCD to Binary. + * @param Value: BCD value to be converted. + * @retval Converted word + */ +static uint8_t RTC_Bcd2ToByte(uint8_t Value) +{ + uint8_t tmp = 0; + tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10; + return (tmp + (Value & (uint8_t)0x0F)); +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/src/stm32f0-stdperiph/stm32f0xx_spi.c b/system/src/stm32f0-stdperiph/stm32f0xx_spi.c new file mode 100644 index 0000000..949ef57 --- /dev/null +++ b/system/src/stm32f0-stdperiph/stm32f0xx_spi.c @@ -0,0 +1,1334 @@ +/** + ****************************************************************************** + * @file stm32f0xx_spi.c + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file provides firmware functions to manage the following + * functionalities of the Serial peripheral interface (SPI): + * + Initialization and Configuration + * + Data transfers functions + * + Hardware CRC Calculation + * + DMA transfers management + * + Interrupts and flags management + * + * @verbatim + + =============================================================================== + ##### How to use this driver ##### + =============================================================================== + [..] + (#) Enable peripheral clock using RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE) + function for SPI1 or using RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2, ENABLE) + function for SPI2. + + (#) Enable SCK, MOSI, MISO and NSS GPIO clocks using + RCC_AHBPeriphClockCmd() function. + + (#) Peripherals alternate function: + (++) Connect the pin to the desired peripherals' Alternate + Function (AF) using GPIO_PinAFConfig() function. + (++) Configure the desired pin in alternate function by: + GPIO_InitStruct->GPIO_Mode = GPIO_Mode_AF. + (++) Select the type, pull-up/pull-down and output speed via + GPIO_PuPd, GPIO_OType and GPIO_Speed members. + (++) Call GPIO_Init() function. + + (#) Program the Polarity, Phase, First Data, Baud Rate Prescaler, Slave + Management, Peripheral Mode and CRC Polynomial values using the SPI_Init() + function.In I2S mode, program the Mode, Standard, Data Format, MCLK + Output, Audio frequency and Polarity using I2S_Init() function. + + (#) Configure the FIFO threshold using SPI_RxFIFOThresholdConfig() to select + at which threshold the RXNE event is generated. + + (#) Enable the NVIC and the corresponding interrupt using the function + SPI_ITConfig() if you need to use interrupt mode. + + (#) When using the DMA mode + (++) Configure the DMA using DMA_Init() function. + (++) Active the needed channel Request using SPI_I2S_DMACmd() function. + + (#) Enable the SPI using the SPI_Cmd() function or enable the I2S using + I2S_Cmd(). + + (#) Enable the DMA using the DMA_Cmd() function when using DMA mode. + + (#) Optionally, you can enable/configure the following parameters without + re-initialization (i.e there is no need to call again SPI_Init() function): + (++) When bidirectional mode (SPI_Direction_1Line_Rx or SPI_Direction_1Line_Tx) + is programmed as Data direction parameter using the SPI_Init() + function it can be possible to switch between SPI_Direction_Tx + or SPI_Direction_Rx using the SPI_BiDirectionalLineConfig() function. + (++) When SPI_NSS_Soft is selected as Slave Select Management parameter + using the SPI_Init() function it can be possible to manage the + NSS internal signal using the SPI_NSSInternalSoftwareConfig() function. + (++) Reconfigure the data size using the SPI_DataSizeConfig() function. + (++) Enable or disable the SS output using the SPI_SSOutputCmd() function. + + (#) To use the CRC Hardware calculation feature refer to the Peripheral + CRC hardware Calculation subsection. + + @endverbatim + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx_spi.h" +#include "stm32f0xx_rcc.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @defgroup SPI + * @brief SPI driver modules + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* SPI registers Masks */ +#define CR1_CLEAR_MASK ((uint16_t)0x3040) +#define CR1_CLEAR_MASK2 ((uint16_t)0xFFFB) +#define CR2_LDMA_MASK ((uint16_t)0x9FFF) + +#define I2SCFGR_CLEAR_Mask ((uint16_t)0xF040) + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** @defgroup SPI_Private_Functions + * @{ + */ + +/** @defgroup SPI_Group1 Initialization and Configuration functions + * @brief Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### Initialization and Configuration functions ##### + =============================================================================== + [..] This section provides a set of functions allowing to initialize the SPI Direction, + SPI Mode, SPI Data Size, SPI Polarity, SPI Phase, SPI NSS Management, SPI Baud + Rate Prescaler, SPI First Bit and SPI CRC Polynomial. + + [..] The SPI_Init() function follows the SPI configuration procedures for Master mode + and Slave mode (details for these procedures are available in reference manual). + + [..] When the Software NSS management (SPI_InitStruct->SPI_NSS = SPI_NSS_Soft) is selected, + use the following function to manage the NSS bit: + void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft); + + [..] In Master mode, when the Hardware NSS management (SPI_InitStruct->SPI_NSS = SPI_NSS_Hard) + is selected, use the follwoing function to enable the NSS output feature. + void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState); + + [..] The NSS pulse mode can be managed by the SPI TI mode when enabling it using the following function: + void SPI_TIModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState); + And it can be managed by software in the SPI Motorola mode using this function: + void SPI_NSSPulseModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState); + + [..] This section provides also functions to initialize the I2S Mode, Standard, + Data Format, MCLK Output, Audio frequency and Polarity. + + [..] The I2S_Init() function follows the I2S configuration procedures for Master mode + and Slave mode. + +@endverbatim + * @{ + */ + +/** + * @brief Deinitializes the SPIx peripheral registers to their default + * reset values. + * @param SPIx: where x can be 1 or 2 to select the SPI peripheral. + * @note SPI2 is not available for STM32F031 devices. + * I2S mode is not supported for STM32F030 devices. + * @retval None + */ +void SPI_I2S_DeInit(SPI_TypeDef* SPIx) +{ + /* Check the parameters */ + assert_param(IS_SPI_ALL_PERIPH(SPIx)); + + if (SPIx == SPI1) + { + /* Enable SPI1 reset state */ + RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE); + /* Release SPI1 from reset state */ + RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE); + } + else + { + if (SPIx == SPI2) + { + /* Enable SPI2 reset state */ + RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE); + /* Release SPI2 from reset state */ + RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE); + } + } +} + +/** + * @brief Fills each SPI_InitStruct member with its default value. + * @param SPI_InitStruct: pointer to a SPI_InitTypeDef structure which will be initialized. + * @retval None + */ +void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct) +{ +/*--------------- Reset SPI init structure parameters values -----------------*/ + /* Initialize the SPI_Direction member */ + SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex; + /* Initialize the SPI_Mode member */ + SPI_InitStruct->SPI_Mode = SPI_Mode_Slave; + /* Initialize the SPI_DataSize member */ + SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b; + /* Initialize the SPI_CPOL member */ + SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low; + /* Initialize the SPI_CPHA member */ + SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge; + /* Initialize the SPI_NSS member */ + SPI_InitStruct->SPI_NSS = SPI_NSS_Hard; + /* Initialize the SPI_BaudRatePrescaler member */ + SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2; + /* Initialize the SPI_FirstBit member */ + SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB; + /* Initialize the SPI_CRCPolynomial member */ + SPI_InitStruct->SPI_CRCPolynomial = 7; +} + +/** + * @brief Initializes the SPIx peripheral according to the specified + * parameters in the SPI_InitStruct. + * @param SPIx: where x can be 1 or 2 to select the SPI peripheral. + * @note SPI2 is not available for STM32F031 devices. + * @param SPI_InitStruct: pointer to a SPI_InitTypeDef structure that + * contains the configuration information for the specified SPI peripheral. + * @retval None + */ +void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct) +{ + uint16_t tmpreg = 0; + + /* check the parameters */ + assert_param(IS_SPI_ALL_PERIPH(SPIx)); + + /* Check the SPI parameters */ + assert_param(IS_SPI_DIRECTION_MODE(SPI_InitStruct->SPI_Direction)); + assert_param(IS_SPI_MODE(SPI_InitStruct->SPI_Mode)); + assert_param(IS_SPI_DATA_SIZE(SPI_InitStruct->SPI_DataSize)); + assert_param(IS_SPI_CPOL(SPI_InitStruct->SPI_CPOL)); + assert_param(IS_SPI_CPHA(SPI_InitStruct->SPI_CPHA)); + assert_param(IS_SPI_NSS(SPI_InitStruct->SPI_NSS)); + assert_param(IS_SPI_BAUDRATE_PRESCALER(SPI_InitStruct->SPI_BaudRatePrescaler)); + assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit)); + assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial)); + + /*---------------------------- SPIx CR1 Configuration ------------------------*/ + /* Get the SPIx CR1 value */ + tmpreg = SPIx->CR1; + /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, CPOL and CPHA bits */ + tmpreg &= CR1_CLEAR_MASK; + /* Configure SPIx: direction, NSS management, first transmitted bit, BaudRate prescaler + master/slave mode, CPOL and CPHA */ + /* Set BIDImode, BIDIOE and RxONLY bits according to SPI_Direction value */ + /* Set SSM, SSI bit according to SPI_NSS values */ + /* Set LSBFirst bit according to SPI_FirstBit value */ + /* Set BR bits according to SPI_BaudRatePrescaler value */ + /* Set CPOL bit according to SPI_CPOL value */ + /* Set CPHA bit according to SPI_CPHA value */ + tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_FirstBit | + SPI_InitStruct->SPI_CPOL | SPI_InitStruct->SPI_CPHA | + SPI_InitStruct->SPI_NSS | SPI_InitStruct->SPI_BaudRatePrescaler); + /* Write to SPIx CR1 */ + SPIx->CR1 = tmpreg; + /*-------------------------Data Size Configuration -----------------------*/ + /* Get the SPIx CR2 value */ + tmpreg = SPIx->CR2; + /* Clear DS[3:0] bits */ + tmpreg &=(uint16_t)~SPI_CR2_DS; + /* Configure SPIx: Data Size */ + tmpreg |= (uint16_t)(SPI_InitStruct->SPI_DataSize); + /* Write to SPIx CR2 */ + SPIx->CR2 = tmpreg; + + /*---------------------------- SPIx CRCPOLY Configuration --------------------*/ + /* Write to SPIx CRCPOLY */ + SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial; + + /*---------------------------- SPIx CR1 Configuration ------------------------*/ + /* Get the SPIx CR1 value */ + tmpreg = SPIx->CR1; + /* Clear MSTR bit */ + tmpreg &= CR1_CLEAR_MASK2; + /* Configure SPIx: master/slave mode */ + /* Set MSTR bit according to SPI_Mode */ + tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Mode); + /* Write to SPIx CR1 */ + SPIx->CR1 = tmpreg; + + /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */ + SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD); +} + +/** + * @brief Fills each I2S_InitStruct member with its default value. + * @note This mode is not supported for STM32F030 devices. + * @param I2S_InitStruct: pointer to a I2S_InitTypeDef structure which will be initialized. + * @retval None + */ +void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct) +{ +/*--------------- Reset I2S init structure parameters values -----------------*/ + /* Initialize the I2S_Mode member */ + I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx; + + /* Initialize the I2S_Standard member */ + I2S_InitStruct->I2S_Standard = I2S_Standard_Phillips; + + /* Initialize the I2S_DataFormat member */ + I2S_InitStruct->I2S_DataFormat = I2S_DataFormat_16b; + + /* Initialize the I2S_MCLKOutput member */ + I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable; + + /* Initialize the I2S_AudioFreq member */ + I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default; + + /* Initialize the I2S_CPOL member */ + I2S_InitStruct->I2S_CPOL = I2S_CPOL_Low; +} + +/** + * @brief Initializes the SPIx peripheral according to the specified + * parameters in the I2S_InitStruct. + * @note This mode is not supported for STM32F030 devices. + * @param SPIx: where x can be 1 to select the SPI peripheral (configured in I2S mode). + * @param I2S_InitStruct: pointer to an I2S_InitTypeDef structure that + * contains the configuration information for the specified SPI peripheral + * configured in I2S mode. + * @note This function calculates the optimal prescaler needed to obtain the most + * accurate audio frequency (depending on the I2S clock source, the PLL values + * and the product configuration). But in case the prescaler value is greater + * than 511, the default value (0x02) will be configured instead. + * @retval None + */ +void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct) +{ + uint16_t tmpreg = 0, i2sdiv = 2, i2sodd = 0, packetlength = 1; + uint32_t tmp = 0; + RCC_ClocksTypeDef RCC_Clocks; + uint32_t sourceclock = 0; + + /* Check the I2S parameters */ + assert_param(IS_SPI_1_PERIPH(SPIx)); + assert_param(IS_I2S_MODE(I2S_InitStruct->I2S_Mode)); + assert_param(IS_I2S_STANDARD(I2S_InitStruct->I2S_Standard)); + assert_param(IS_I2S_DATA_FORMAT(I2S_InitStruct->I2S_DataFormat)); + assert_param(IS_I2S_MCLK_OUTPUT(I2S_InitStruct->I2S_MCLKOutput)); + assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq)); + assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL)); + +/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/ + /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */ + SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; + SPIx->I2SPR = 0x0002; + + /* Get the I2SCFGR register value */ + tmpreg = SPIx->I2SCFGR; + + /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/ + if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default) + { + i2sodd = (uint16_t)0; + i2sdiv = (uint16_t)2; + } + /* If the requested audio frequency is not the default, compute the prescaler */ + else + { + /* Check the frame length (For the Prescaler computing) */ + if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b) + { + /* Packet length is 16 bits */ + packetlength = 1; + } + else + { + /* Packet length is 32 bits */ + packetlength = 2; + } + + /* I2S Clock source is System clock: Get System Clock frequency */ + RCC_GetClocksFreq(&RCC_Clocks); + + /* Get the source clock value: based on System Clock value */ + sourceclock = RCC_Clocks.SYSCLK_Frequency; + + /* Compute the Real divider depending on the MCLK output state with a floating point */ + if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable) + { + /* MCLK output is enabled */ + tmp = (uint16_t)(((((sourceclock / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5); + } + else + { + /* MCLK output is disabled */ + tmp = (uint16_t)(((((sourceclock / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5); + } + + /* Remove the floating point */ + tmp = tmp / 10; + + /* Check the parity of the divider */ + i2sodd = (uint16_t)(tmp & (uint16_t)0x0001); + + /* Compute the i2sdiv prescaler */ + i2sdiv = (uint16_t)((tmp - i2sodd) / 2); + + /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */ + i2sodd = (uint16_t) (i2sodd << 8); + } + + /* Test if the divider is 1 or 0 or greater than 0xFF */ + if ((i2sdiv < 2) || (i2sdiv > 0xFF)) + { + /* Set the default values */ + i2sdiv = 2; + i2sodd = 0; + } + + /* Write to SPIx I2SPR register the computed value */ + SPIx->I2SPR = (uint16_t)(i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput)); + + /* Configure the I2S with the SPI_InitStruct values */ + tmpreg |= (uint16_t)(SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \ + (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \ + (uint16_t)I2S_InitStruct->I2S_CPOL)))); + + /* Write to SPIx I2SCFGR */ + SPIx->I2SCFGR = tmpreg; +} + +/** + * @brief Enables or disables the specified SPI peripheral. + * @param SPIx: where x can be 1 or 2 to select the SPI peripheral. + * @note SPI2 is not available for STM32F031 devices. + * @param NewState: new state of the SPIx peripheral. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_SPI_ALL_PERIPH(SPIx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the selected SPI peripheral */ + SPIx->CR1 |= SPI_CR1_SPE; + } + else + { + /* Disable the selected SPI peripheral */ + SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE); + } +} + +/** + * @brief Enables or disables the TI Mode. + * + * @note This function can be called only after the SPI_Init() function has + * been called. + * @note When TI mode is selected, the control bits SSM, SSI, CPOL and CPHA + * are not taken into consideration and are configured by hardware + * respectively to the TI mode requirements. + * + * @param SPIx: where x can be 1 or 2 to select the SPI peripheral. + * @note SPI2 is not available for STM32F031 devices. + * @param NewState: new state of the selected SPI TI communication mode. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void SPI_TIModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_SPI_ALL_PERIPH(SPIx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the TI mode for the selected SPI peripheral */ + SPIx->CR2 |= SPI_CR2_FRF; + } + else + { + /* Disable the TI mode for the selected SPI peripheral */ + SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_FRF); + } +} + +/** + * @brief Enables or disables the specified SPI peripheral (in I2S mode). + * @note This mode is not supported for STM32F030 devices. + * @param SPIx: where x can be 1 to select the SPI peripheral. + * @param NewState: new state of the SPIx peripheral. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_SPI_1_PERIPH(SPIx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + if (NewState != DISABLE) + { + /* Enable the selected SPI peripheral in I2S mode */ + SPIx->I2SCFGR |= SPI_I2SCFGR_I2SE; + } + else + { + /* Disable the selected SPI peripheral in I2S mode */ + SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SE); + } +} + +/** + * @brief Configures the data size for the selected SPI. + * @param SPIx: where x can be 1 or 2 to select the SPI peripheral. + * @note SPI2 is not available for STM32F031 devices. + * @param SPI_DataSize: specifies the SPI data size. + * For the SPIx peripheral this parameter can be one of the following values: + * @arg SPI_DataSize_4b: Set data size to 4 bits + * @arg SPI_DataSize_5b: Set data size to 5 bits + * @arg SPI_DataSize_6b: Set data size to 6 bits + * @arg SPI_DataSize_7b: Set data size to 7 bits + * @arg SPI_DataSize_8b: Set data size to 8 bits + * @arg SPI_DataSize_9b: Set data size to 9 bits + * @arg SPI_DataSize_10b: Set data size to 10 bits + * @arg SPI_DataSize_11b: Set data size to 11 bits + * @arg SPI_DataSize_12b: Set data size to 12 bits + * @arg SPI_DataSize_13b: Set data size to 13 bits + * @arg SPI_DataSize_14b: Set data size to 14 bits + * @arg SPI_DataSize_15b: Set data size to 15 bits + * @arg SPI_DataSize_16b: Set data size to 16 bits + * @retval None + */ +void SPI_DataSizeConfig(SPI_TypeDef* SPIx, uint16_t SPI_DataSize) +{ + uint16_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_SPI_ALL_PERIPH(SPIx)); + assert_param(IS_SPI_DATA_SIZE(SPI_DataSize)); + /* Read the CR2 register */ + tmpreg = SPIx->CR2; + /* Clear DS[3:0] bits */ + tmpreg &= (uint16_t)~SPI_CR2_DS; + /* Set new DS[3:0] bits value */ + tmpreg |= SPI_DataSize; + SPIx->CR2 = tmpreg; +} + +/** + * @brief Configures the FIFO reception threshold for the selected SPI. + * @param SPIx: where x can be 1 or 2 to select the SPI peripheral. + * @note SPI2 is not available for STM32F031 devices. + * @param SPI_RxFIFOThreshold: specifies the FIFO reception threshold. + * This parameter can be one of the following values: + * @arg SPI_RxFIFOThreshold_HF: RXNE event is generated if the FIFO + * level is greater or equal to 1/2. + * @arg SPI_RxFIFOThreshold_QF: RXNE event is generated if the FIFO + * level is greater or equal to 1/4. + * @retval None + */ +void SPI_RxFIFOThresholdConfig(SPI_TypeDef* SPIx, uint16_t SPI_RxFIFOThreshold) +{ + /* Check the parameters */ + assert_param(IS_SPI_ALL_PERIPH(SPIx)); + assert_param(IS_SPI_RX_FIFO_THRESHOLD(SPI_RxFIFOThreshold)); + + /* Clear FRXTH bit */ + SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_FRXTH); + + /* Set new FRXTH bit value */ + SPIx->CR2 |= SPI_RxFIFOThreshold; +} + +/** + * @brief Selects the data transfer direction in bidirectional mode for the specified SPI. + * @param SPIx: where x can be 1 or 2 to select the SPI peripheral. + * @note SPI2 is not available for STM32F031 devices. + * @param SPI_Direction: specifies the data transfer direction in bidirectional mode. + * This parameter can be one of the following values: + * @arg SPI_Direction_Tx: Selects Tx transmission direction + * @arg SPI_Direction_Rx: Selects Rx receive direction + * @retval None + */ +void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction) +{ + /* Check the parameters */ + assert_param(IS_SPI_ALL_PERIPH(SPIx)); + assert_param(IS_SPI_DIRECTION(SPI_Direction)); + if (SPI_Direction == SPI_Direction_Tx) + { + /* Set the Tx only mode */ + SPIx->CR1 |= SPI_Direction_Tx; + } + else + { + /* Set the Rx only mode */ + SPIx->CR1 &= SPI_Direction_Rx; + } +} + +/** + * @brief Configures internally by software the NSS pin for the selected SPI. + * @note This function can be called only after the SPI_Init() function has + * been called. + * @param SPIx: where x can be 1 or 2 to select the SPI peripheral. + * @note SPI2 is not available for STM32F031 devices. + * @param SPI_NSSInternalSoft: specifies the SPI NSS internal state. + * This parameter can be one of the following values: + * @arg SPI_NSSInternalSoft_Set: Set NSS pin internally + * @arg SPI_NSSInternalSoft_Reset: Reset NSS pin internally + * @retval None + */ +void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft) +{ + /* Check the parameters */ + assert_param(IS_SPI_ALL_PERIPH(SPIx)); + assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft)); + + if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset) + { + /* Set NSS pin internally by software */ + SPIx->CR1 |= SPI_NSSInternalSoft_Set; + } + else + { + /* Reset NSS pin internally by software */ + SPIx->CR1 &= SPI_NSSInternalSoft_Reset; + } +} + +/** + * @brief Enables or disables the SS output for the selected SPI. + * @note This function can be called only after the SPI_Init() function has + * been called and the NSS hardware management mode is selected. + * @param SPIx: where x can be 1 or 2 to select the SPI peripheral. + * @note SPI2 is not available for STM32F031 devices. + * @param NewState: new state of the SPIx SS output. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_SPI_ALL_PERIPH(SPIx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + if (NewState != DISABLE) + { + /* Enable the selected SPI SS output */ + SPIx->CR2 |= SPI_CR2_SSOE; + } + else + { + /* Disable the selected SPI SS output */ + SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_SSOE); + } +} + +/** + * @brief Enables or disables the NSS pulse management mode. + * @note This function can be called only after the SPI_Init() function has + * been called. + * @note When TI mode is selected, the control bits NSSP is not taken into + * consideration and are configured by hardware respectively to the + * TI mode requirements. + * @param SPIx: where x can be 1 or 2 to select the SPI peripheral. + * @note SPI2 is not available for STM32F031 devices. + * @param NewState: new state of the NSS pulse management mode. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void SPI_NSSPulseModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_SPI_ALL_PERIPH(SPIx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the NSS pulse management mode */ + SPIx->CR2 |= SPI_CR2_NSSP; + } + else + { + /* Disable the NSS pulse management mode */ + SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_NSSP); + } +} + +/** + * @} + */ + +/** @defgroup SPI_Group2 Data transfers functions + * @brief Data transfers functions + * +@verbatim + =============================================================================== + ##### Data transfers functions ##### + =============================================================================== + [..] This section provides a set of functions allowing to manage the SPI or I2S + data transfers. + + [..] In reception, data are received and then stored into an internal Rx buffer while + In transmission, data are first stored into an internal Tx buffer before being + transmitted. + + [..] The read access of the SPI_DR register can be done using + SPI_ReceiveData8() (when data size is equal or inferior than 8bits) and. + SPI_I2S_ReceiveData16() (when data size is superior than 8bits)function + and returns the Rx buffered value. Whereas a write access to the SPI_DR + can be done using SPI_SendData8() (when data size is equal or inferior than 8bits) + and SPI_I2S_SendData16() (when data size is superior than 8bits) function + and stores the written data into Tx buffer. + +@endverbatim + * @{ + */ + +/** + * @brief Transmits a Data through the SPIx/I2Sx peripheral. + * @param SPIx: where x can be 1 or 2 in SPI mode to select the SPI peripheral. + * @note SPI2 is not available for STM32F031 devices. + * @param Data: Data to be transmitted. + * @retval None + */ +void SPI_SendData8(SPI_TypeDef* SPIx, uint8_t Data) +{ + uint32_t spixbase = 0x00; + + /* Check the parameters */ + assert_param(IS_SPI_ALL_PERIPH(SPIx)); + + spixbase = (uint32_t)SPIx; + spixbase += 0x0C; + + *(__IO uint8_t *) spixbase = Data; +} + +/** + * @brief Transmits a Data through the SPIx/I2Sx peripheral. + * @param SPIx: where x can be 1 or 2 in SPI mode or 1 in I2S mode to select + * the SPI peripheral. + * @note SPI2 is not available for STM32F031 devices. + * @param Data: Data to be transmitted. + * @retval None + */ +void SPI_I2S_SendData16(SPI_TypeDef* SPIx, uint16_t Data) +{ + /* Check the parameters */ + assert_param(IS_SPI_ALL_PERIPH(SPIx)); + + SPIx->DR = (uint16_t)Data; +} + +/** + * @brief Returns the most recent received data by the SPIx/I2Sx peripheral. + * @param SPIx: where x can be 1 or 2 in SPI mode to select the SPI peripheral. + * @note SPI2 is not available for STM32F031 devices. + * @retval The value of the received data. + */ +uint8_t SPI_ReceiveData8(SPI_TypeDef* SPIx) +{ + uint32_t spixbase = 0x00; + + spixbase = (uint32_t)SPIx; + spixbase += 0x0C; + + return *(__IO uint8_t *) spixbase; +} + +/** + * @brief Returns the most recent received data by the SPIx peripheral. + * @param SPIx: where x can be 1 or 2 in SPI mode or 1 in I2S mode to select + * @note SPI2 is not available for STM32F031 devices. + * the SPI peripheral. + * @retval The value of the received data. + */ +uint16_t SPI_I2S_ReceiveData16(SPI_TypeDef* SPIx) +{ + return SPIx->DR; +} +/** + * @} + */ + +/** @defgroup SPI_Group3 Hardware CRC Calculation functions + * @brief Hardware CRC Calculation functions + * +@verbatim + =============================================================================== + ##### Hardware CRC Calculation functions ##### + =============================================================================== + [..] This section provides a set of functions allowing to manage the SPI CRC hardware + calculation.SPI communication using CRC is possible through the following procedure: + + (#) Program the Data direction, Polarity, Phase, First Data, Baud Rate Prescaler, + Slave Management, Peripheral Mode and CRC Polynomial values using the SPI_Init() + function. + (#) Enable the CRC calculation using the SPI_CalculateCRC() function. + (#) Enable the SPI using the SPI_Cmd() function + (#) Before writing the last data to the TX buffer, set the CRCNext bit using the + SPI_TransmitCRC() function to indicate that after transmission of the last + data, the CRC should be transmitted. + (#) After transmitting the last data, the SPI transmits the CRC. The SPI_CR1_CRCNEXT + bit is reset. The CRC is also received and compared against the SPI_RXCRCR + value. + If the value does not match, the SPI_FLAG_CRCERR flag is set and an interrupt + can be generated when the SPI_I2S_IT_ERR interrupt is enabled. + + -@- + (+@) It is advised to don't read the calculate CRC values during the communication. + (+@) When the SPI is in slave mode, be careful to enable CRC calculation only + when the clock is stable, that is, when the clock is in the steady state. + If not, a wrong CRC calculation may be done. In fact, the CRC is sensitive + to the SCK slave input clock as soon as CRCEN is set, and this, whatever + the value of the SPE bit. + (+@) With high bitrate frequencies, be careful when transmitting the CRC. + As the number of used CPU cycles has to be as low as possible in the CRC + transfer phase, it is forbidden to call software functions in the CRC + transmission sequence to avoid errors in the last data and CRC reception. + In fact, CRCNEXT bit has to be written before the end of the transmission/reception + of the last data. + (+@) For high bit rate frequencies, it is advised to use the DMA mode to avoid the + degradation of the SPI speed performance due to CPU accesses impacting the + SPI bandwidth. + (+@) When the STM32F0xx are configured as slaves and the NSS hardware mode is + used, the NSS pin needs to be kept low between the data phase and the CRC + phase. + (+@) When the SPI is configured in slave mode with the CRC feature enabled, CRC + calculation takes place even if a high level is applied on the NSS pin. + This may happen for example in case of a multislave environment where the + communication master addresses slaves alternately. + (+@) Between a slave deselection (high level on NSS) and a new slave selection + (low level on NSS), the CRC value should be cleared on both master and slave + sides in order to resynchronize the master and slave for their respective + CRC calculation. + + -@- To clear the CRC, follow the procedure below: + (#@) Disable SPI using the SPI_Cmd() function + (#@) Disable the CRC calculation using the SPI_CalculateCRC() function. + (#@) Enable the CRC calculation using the SPI_CalculateCRC() function. + (#@) Enable SPI using the SPI_Cmd() function. + +@endverbatim + * @{ + */ + +/** + * @brief Configures the CRC calculation length for the selected SPI. + * @note This function can be called only after the SPI_Init() function has + * been called. + * @param SPIx: where x can be 1 or 2 to select the SPI peripheral. + * @note SPI2 is not available for STM32F031 devices. + * @param SPI_CRCLength: specifies the SPI CRC calculation length. + * This parameter can be one of the following values: + * @arg SPI_CRCLength_8b: Set CRC Calculation to 8 bits + * @arg SPI_CRCLength_16b: Set CRC Calculation to 16 bits + * @retval None + */ +void SPI_CRCLengthConfig(SPI_TypeDef* SPIx, uint16_t SPI_CRCLength) +{ + /* Check the parameters */ + assert_param(IS_SPI_ALL_PERIPH(SPIx)); + assert_param(IS_SPI_CRC_LENGTH(SPI_CRCLength)); + + /* Clear CRCL bit */ + SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_CRCL); + + /* Set new CRCL bit value */ + SPIx->CR1 |= SPI_CRCLength; +} + +/** + * @brief Enables or disables the CRC value calculation of the transferred bytes. + * @note This function can be called only after the SPI_Init() function has + * been called. + * @param SPIx: where x can be 1 or 2 to select the SPI peripheral. + * @note SPI2 is not available for STM32F031 devices. + * @param NewState: new state of the SPIx CRC value calculation. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_SPI_ALL_PERIPH(SPIx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the selected SPI CRC calculation */ + SPIx->CR1 |= SPI_CR1_CRCEN; + } + else + { + /* Disable the selected SPI CRC calculation */ + SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_CRCEN); + } +} + +/** + * @brief Transmit the SPIx CRC value. + * @param SPIx: where x can be 1 or 2 to select the SPI peripheral. + * @note SPI2 is not available for STM32F031 devices. + * @retval None + */ +void SPI_TransmitCRC(SPI_TypeDef* SPIx) +{ + /* Check the parameters */ + assert_param(IS_SPI_ALL_PERIPH(SPIx)); + + /* Enable the selected SPI CRC transmission */ + SPIx->CR1 |= SPI_CR1_CRCNEXT; +} + +/** + * @brief Returns the transmit or the receive CRC register value for the specified SPI. + * @param SPIx: where x can be 1 or 2 to select the SPI peripheral. + * @note SPI2 is not available for STM32F031 devices. + * @param SPI_CRC: specifies the CRC register to be read. + * This parameter can be one of the following values: + * @arg SPI_CRC_Tx: Selects Tx CRC register + * @arg SPI_CRC_Rx: Selects Rx CRC register + * @retval The selected CRC register value.. + */ +uint16_t SPI_GetCRC(SPI_TypeDef* SPIx, uint8_t SPI_CRC) +{ + uint16_t crcreg = 0; + /* Check the parameters */ + assert_param(IS_SPI_ALL_PERIPH(SPIx)); + assert_param(IS_SPI_CRC(SPI_CRC)); + + if (SPI_CRC != SPI_CRC_Rx) + { + /* Get the Tx CRC register */ + crcreg = SPIx->TXCRCR; + } + else + { + /* Get the Rx CRC register */ + crcreg = SPIx->RXCRCR; + } + /* Return the selected CRC register */ + return crcreg; +} + +/** + * @brief Returns the CRC Polynomial register value for the specified SPI. + * @param SPIx: where x can be 1 or 2 to select the SPI peripheral. + * @note SPI2 is not available for STM32F031 devices. + * @retval The CRC Polynomial register value. + */ +uint16_t SPI_GetCRCPolynomial(SPI_TypeDef* SPIx) +{ + /* Check the parameters */ + assert_param(IS_SPI_ALL_PERIPH(SPIx)); + + /* Return the CRC polynomial register */ + return SPIx->CRCPR; +} + +/** + * @} + */ + +/** @defgroup SPI_Group4 DMA transfers management functions + * @brief DMA transfers management functions + * +@verbatim + =============================================================================== + ##### DMA transfers management functions ##### + =============================================================================== + [..] This section provides two functions that can be used only in DMA mode. + +@endverbatim + * @{ + */ + +/** + * @brief Enables or disables the SPIx/I2Sx DMA interface. + * @param SPIx: where x can be 1 or 2 in SPI mode or 1 in I2S mode to select + * the SPI peripheral. + * @note SPI2 is not available for STM32F031 devices. + * I2S mode is not supported for STM32F030 devices. + * @param SPI_I2S_DMAReq: specifies the SPI DMA transfer request to be enabled or disabled. + * This parameter can be any combination of the following values: + * @arg SPI_I2S_DMAReq_Tx: Tx buffer DMA transfer request + * @arg SPI_I2S_DMAReq_Rx: Rx buffer DMA transfer request + * @param NewState: new state of the selected SPI DMA transfer request. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_SPI_ALL_PERIPH(SPIx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + assert_param(IS_SPI_I2S_DMA_REQ(SPI_I2S_DMAReq)); + + if (NewState != DISABLE) + { + /* Enable the selected SPI DMA requests */ + SPIx->CR2 |= SPI_I2S_DMAReq; + } + else + { + /* Disable the selected SPI DMA requests */ + SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq; + } +} + +/** + * @brief Configures the number of data to transfer type(Even/Odd) for the DMA + * last transfers and for the selected SPI. + * @note This function have a meaning only if DMA mode is selected and if + * the packing mode is used (data length <= 8 and DMA transfer size halfword) + * @param SPIx: where x can be 1 or 2 to select the SPI peripheral. + * @note SPI2 is not available for STM32F031 devices. + * @param SPI_LastDMATransfer: specifies the SPI last DMA transfers state. + * This parameter can be one of the following values: + * @arg SPI_LastDMATransfer_TxEvenRxEven: Number of data for transmission Even + * and number of data for reception Even. + * @arg SPI_LastDMATransfer_TxOddRxEven: Number of data for transmission Odd + * and number of data for reception Even. + * @arg SPI_LastDMATransfer_TxEvenRxOdd: Number of data for transmission Even + * and number of data for reception Odd. + * @arg SPI_LastDMATransfer_TxOddRxOdd: Number of data for transmission Odd + * and number of data for reception Odd. + * @retval None + */ +void SPI_LastDMATransferCmd(SPI_TypeDef* SPIx, uint16_t SPI_LastDMATransfer) +{ + /* Check the parameters */ + assert_param(IS_SPI_ALL_PERIPH(SPIx)); + assert_param(IS_SPI_LAST_DMA_TRANSFER(SPI_LastDMATransfer)); + + /* Clear LDMA_TX and LDMA_RX bits */ + SPIx->CR2 &= CR2_LDMA_MASK; + + /* Set new LDMA_TX and LDMA_RX bits value */ + SPIx->CR2 |= SPI_LastDMATransfer; +} + +/** + * @} + */ + +/** @defgroup SPI_Group5 Interrupts and flags management functions + * @brief Interrupts and flags management functions + * +@verbatim + =============================================================================== + ##### Interrupts and flags management functions ##### + =============================================================================== + [..] This section provides a set of functions allowing to configure the SPI/I2S Interrupts + sources and check or clear the flags or pending bits status. + The user should identify which mode will be used in his application to manage + the communication: Polling mode, Interrupt mode or DMA mode. + + *** Polling Mode *** + ==================== + [..] In Polling Mode, the SPI/I2S communication can be managed by 9 flags: + (#) SPI_I2S_FLAG_TXE : to indicate the status of the transmit buffer register + (#) SPI_I2S_FLAG_RXNE : to indicate the status of the receive buffer register + (#) SPI_I2S_FLAG_BSY : to indicate the state of the communication layer of the SPI. + (#) SPI_FLAG_CRCERR : to indicate if a CRC Calculation error occur + (#) SPI_FLAG_MODF : to indicate if a Mode Fault error occur + (#) SPI_I2S_FLAG_OVR : to indicate if an Overrun error occur + (#) SPI_I2S_FLAG_FRE: to indicate a Frame Format error occurs. + (#) I2S_FLAG_UDR: to indicate an Underrun error occurs. + (#) I2S_FLAG_CHSIDE: to indicate Channel Side. + + [..] + (@)Do not use the BSY flag to handle each data transmission or reception. It is better + to use the TXE and RXNE flags instead. + + [..] In this Mode it is advised to use the following functions: + (+) FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG); + (+) void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG); + + *** Interrupt Mode *** + ====================== + [..] In Interrupt Mode, the SPI/I2S communication can be managed by 3 interrupt sources + and 5 pending bits: + [..] Pending Bits: + (#) SPI_I2S_IT_TXE : to indicate the status of the transmit buffer register + (#) SPI_I2S_IT_RXNE : to indicate the status of the receive buffer register + (#) SPI_I2S_IT_OVR : to indicate if an Overrun error occur + (#) I2S_IT_UDR : to indicate an Underrun Error occurs. + (#) SPI_I2S_FLAG_FRE : to indicate a Frame Format error occurs. + + [..] Interrupt Source: + (#) SPI_I2S_IT_TXE: specifies the interrupt source for the Tx buffer empty + interrupt. + (#) SPI_I2S_IT_RXNE : specifies the interrupt source for the Rx buffer not + empty interrupt. + (#) SPI_I2S_IT_ERR : specifies the interrupt source for the errors interrupt. + + [..] In this Mode it is advised to use the following functions: + (+) void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState); + (+) ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT); + + *** FIFO Status *** + =================== + [..] It is possible to monitor the FIFO status when a transfer is ongoing using the + following function: + (+) uint32_t SPI_GetFIFOStatus(uint8_t SPI_FIFO_Direction); + + *** DMA Mode *** + ================ + [..] In DMA Mode, the SPI communication can be managed by 2 DMA Channel + requests: + (#) SPI_I2S_DMAReq_Tx: specifies the Tx buffer DMA transfer request. + (#) SPI_I2S_DMAReq_Rx: specifies the Rx buffer DMA transfer request. + + [..] In this Mode it is advised to use the following function: + (+) void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState). + +@endverbatim + * @{ + */ + +/** + * @brief Enables or disables the specified SPI/I2S interrupts. + * @param SPIx: where x can be 1 or 2 in SPI mode or 1 in I2S mode to select + * the SPI peripheral. + * @note SPI2 is not available for STM32F031 devices. + * I2S mode is not supported for STM32F030 devices. + * @param SPI_I2S_IT: specifies the SPI interrupt source to be enabled or disabled. + * This parameter can be one of the following values: + * @arg SPI_I2S_IT_TXE: Tx buffer empty interrupt mask + * @arg SPI_I2S_IT_RXNE: Rx buffer not empty interrupt mask + * @arg SPI_I2S_IT_ERR: Error interrupt mask + * @param NewState: new state of the specified SPI interrupt. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState) +{ + uint16_t itpos = 0, itmask = 0 ; + + /* Check the parameters */ + assert_param(IS_SPI_ALL_PERIPH(SPIx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT)); + + /* Get the SPI IT index */ + itpos = SPI_I2S_IT >> 4; + + /* Set the IT mask */ + itmask = (uint16_t)1 << (uint16_t)itpos; + + if (NewState != DISABLE) + { + /* Enable the selected SPI interrupt */ + SPIx->CR2 |= itmask; + } + else + { + /* Disable the selected SPI interrupt */ + SPIx->CR2 &= (uint16_t)~itmask; + } +} + +/** + * @brief Returns the current SPIx Transmission FIFO filled level. + * @param SPIx: where x can be 1 or 2 to select the SPI peripheral. + * @note SPI2 is not available for STM32F031 devices. + * @retval The Transmission FIFO filling state. + * - SPI_TransmissionFIFOStatus_Empty: when FIFO is empty + * - SPI_TransmissionFIFOStatus_1QuarterFull: if more than 1 quarter-full. + * - SPI_TransmissionFIFOStatus_HalfFull: if more than 1 half-full. + * - SPI_TransmissionFIFOStatus_Full: when FIFO is full. + */ +uint16_t SPI_GetTransmissionFIFOStatus(SPI_TypeDef* SPIx) +{ + /* Get the SPIx Transmission FIFO level bits */ + return (uint16_t)((SPIx->SR & SPI_SR_FTLVL)); +} + +/** + * @brief Returns the current SPIx Reception FIFO filled level. + * @param SPIx: where x can be 1 or 2 to select the SPI peripheral. + * @note SPI2 is not available for STM32F031 devices. + * @retval The Reception FIFO filling state. + * - SPI_ReceptionFIFOStatus_Empty: when FIFO is empty + * - SPI_ReceptionFIFOStatus_1QuarterFull: if more than 1 quarter-full. + * - SPI_ReceptionFIFOStatus_HalfFull: if more than 1 half-full. + * - SPI_ReceptionFIFOStatus_Full: when FIFO is full. + */ +uint16_t SPI_GetReceptionFIFOStatus(SPI_TypeDef* SPIx) +{ + /* Get the SPIx Reception FIFO level bits */ + return (uint16_t)((SPIx->SR & SPI_SR_FRLVL)); +} + +/** + * @brief Checks whether the specified SPI flag is set or not. + * @param SPIx: where x can be 1 or 2 in SPI mode or 1 in I2S mode to select + * the SPI peripheral. + * @note SPI2 is not available for STM32F031 devices. + * I2S mode is not supported for STM32F030 devices. + * @param SPI_I2S_FLAG: specifies the SPI flag to check. + * This parameter can be one of the following values: + * @arg SPI_I2S_FLAG_TXE: Transmit buffer empty flag. + * @arg SPI_I2S_FLAG_RXNE: Receive buffer not empty flag. + * @arg SPI_I2S_FLAG_BSY: Busy flag. + * @arg SPI_I2S_FLAG_OVR: Overrun flag. + * @arg SPI_FLAG_MODF: Mode Fault flag. + * @arg SPI_FLAG_CRCERR: CRC Error flag. + * @arg SPI_I2S_FLAG_FRE: TI frame format error flag. + * @arg I2S_FLAG_UDR: Underrun Error flag. + * @arg I2S_FLAG_CHSIDE: Channel Side flag. + * @retval The new state of SPI_I2S_FLAG (SET or RESET). + */ +FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG) +{ + FlagStatus bitstatus = RESET; + /* Check the parameters */ + assert_param(IS_SPI_ALL_PERIPH(SPIx)); + assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG)); + + /* Check the status of the specified SPI flag */ + if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET) + { + /* SPI_I2S_FLAG is set */ + bitstatus = SET; + } + else + { + /* SPI_I2S_FLAG is reset */ + bitstatus = RESET; + } + /* Return the SPI_I2S_FLAG status */ + return bitstatus; +} + +/** + * @brief Clears the SPIx CRC Error (CRCERR) flag. + * @param SPIx: where x can be 1 or 2 to select the SPI peripheral. + * @note SPI2 is not available for STM32F031 devices. + * I2S mode is not supported for STM32F030 devices. + * @param SPI_I2S_FLAG: specifies the SPI flag to clear. + * This function clears only CRCERR flag. + * @note OVR (OverRun error) flag is cleared by software sequence: a read + * operation to SPI_DR register (SPI_I2S_ReceiveData()) followed by + * a read operation to SPI_SR register (SPI_I2S_GetFlagStatus()). + * @note MODF (Mode Fault) flag is cleared by software sequence: a read/write + * operation to SPI_SR register (SPI_I2S_GetFlagStatus()) followed by + * a write operation to SPI_CR1 register (SPI_Cmd() to enable the SPI). + * @retval None + */ +void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG) +{ + /* Check the parameters */ + assert_param(IS_SPI_ALL_PERIPH(SPIx)); + assert_param(IS_SPI_CLEAR_FLAG(SPI_I2S_FLAG)); + + /* Clear the selected SPI CRC Error (CRCERR) flag */ + SPIx->SR = (uint16_t)~SPI_I2S_FLAG; +} + +/** + * @brief Checks whether the specified SPI/I2S interrupt has occurred or not. + * @param SPIx: where x can be 1 or 2 in SPI mode or 1 in I2S mode to select + * the SPI peripheral. + * @param SPI_I2S_IT: specifies the SPI interrupt source to check. + * This parameter can be one of the following values: + * @arg SPI_I2S_IT_TXE: Transmit buffer empty interrupt. + * @arg SPI_I2S_IT_RXNE: Receive buffer not empty interrupt. + * @arg SPI_IT_MODF: Mode Fault interrupt. + * @arg SPI_I2S_IT_OVR: Overrun interrupt. + * @arg I2S_IT_UDR: Underrun interrupt. + * @arg SPI_I2S_IT_FRE: Format Error interrupt. + * @retval The new state of SPI_I2S_IT (SET or RESET). + */ +ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT) +{ + ITStatus bitstatus = RESET; + uint16_t itpos = 0, itmask = 0, enablestatus = 0; + + /* Check the parameters */ + assert_param(IS_SPI_ALL_PERIPH(SPIx)); + assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT)); + + /* Get the SPI_I2S_IT index */ + itpos = 0x01 << (SPI_I2S_IT & 0x0F); + + /* Get the SPI_I2S_IT IT mask */ + itmask = SPI_I2S_IT >> 4; + + /* Set the IT mask */ + itmask = 0x01 << itmask; + + /* Get the SPI_I2S_IT enable bit status */ + enablestatus = (SPIx->CR2 & itmask) ; + + /* Check the status of the specified SPI interrupt */ + if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus) + { + /* SPI_I2S_IT is set */ + bitstatus = SET; + } + else + { + /* SPI_I2S_IT is reset */ + bitstatus = RESET; + } + /* Return the SPI_I2S_IT status */ + return bitstatus; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/src/stm32f0-stdperiph/stm32f0xx_syscfg.c b/system/src/stm32f0-stdperiph/stm32f0xx_syscfg.c new file mode 100644 index 0000000..5c7cdd3 --- /dev/null +++ b/system/src/stm32f0-stdperiph/stm32f0xx_syscfg.c @@ -0,0 +1,420 @@ +/** + ****************************************************************************** + * @file stm32f0xx_syscfg.c + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file provides firmware functions to manage the following + * functionalities of the SYSCFG peripheral: + * + Remapping the memory mapped at 0x00000000 + * + Remapping the DMA channels + * + Enabling I2C fast mode plus driving capability for I2C pins + * + Configuring the EXTI lines connection to the GPIO port + * + Configuring the CFGR2 features (Connecting some internal signal + * to the break input of TIM1) + * + * @verbatim + =============================================================================== + ##### How to use this driver ##### + =============================================================================== + [..] + The SYSCFG registers can be accessed only when the SYSCFG + interface APB clock is enabled. + To enable SYSCFG APB clock use: + RCC_APBPeriphClockCmd(RCC_APBPeriph_SYSCFG, ENABLE). + * @endverbatim + * + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx_syscfg.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @defgroup SYSCFG + * @brief SYSCFG driver modules + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** @defgroup SYSCFG_Private_Functions + * @{ + */ + +/** @defgroup SYSCFG_Group1 SYSCFG Initialization and Configuration functions + * @brief SYSCFG Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### SYSCFG Initialization and Configuration functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Deinitializes the SYSCFG registers to their default reset values. + * @param None + * @retval None + * @note MEM_MODE bits are not affected by APB reset. + * @note MEM_MODE bits took the value from the user option bytes. + * @note CFGR2 register is not affected by APB reset. + * @note CLABBB configuration bits are locked when set. + * @note To unlock the configuration, perform a system reset. + */ +void SYSCFG_DeInit(void) +{ + /* Set SYSCFG_CFGR1 register to reset value without affecting MEM_MODE bits */ + SYSCFG->CFGR1 &= SYSCFG_CFGR1_MEM_MODE; + /* Set EXTICRx registers to reset value */ + SYSCFG->EXTICR[0] = 0; + SYSCFG->EXTICR[1] = 0; + SYSCFG->EXTICR[2] = 0; + SYSCFG->EXTICR[3] = 0; + /* Set CFGR2 register to reset value: clear SRAM parity error flag */ + SYSCFG->CFGR2 |= (uint32_t) SYSCFG_CFGR2_SRAM_PE; +} + +/** + * @brief Configures the memory mapping at address 0x00000000. + * @param SYSCFG_MemoryRemap: selects the memory remapping. + * This parameter can be one of the following values: + * @arg SYSCFG_MemoryRemap_Flash: Main Flash memory mapped at 0x00000000 + * @arg SYSCFG_MemoryRemap_SystemMemory: System Flash memory mapped at 0x00000000 + * @arg SYSCFG_MemoryRemap_SRAM: Embedded SRAM mapped at 0x00000000 + * @retval None + */ +void SYSCFG_MemoryRemapConfig(uint32_t SYSCFG_MemoryRemap) +{ + uint32_t tmpctrl = 0; + + /* Check the parameter */ + assert_param(IS_SYSCFG_MEMORY_REMAP(SYSCFG_MemoryRemap)); + + /* Get CFGR1 register value */ + tmpctrl = SYSCFG->CFGR1; + + /* Clear MEM_MODE bits */ + tmpctrl &= (uint32_t) (~SYSCFG_CFGR1_MEM_MODE); + + /* Set the new MEM_MODE bits value */ + tmpctrl |= (uint32_t) SYSCFG_MemoryRemap; + + /* Set CFGR1 register with the new memory remap configuration */ + SYSCFG->CFGR1 = tmpctrl; +} + +/** + * @brief Configure the DMA channels remapping. + * @param SYSCFG_DMARemap: selects the DMA channels remap. + * This parameter can be one of the following values: + * @arg SYSCFG_DMARemap_TIM17: Remap TIM17 DMA requests from channel1 to channel2 + * @arg SYSCFG_DMARemap_TIM16: Remap TIM16 DMA requests from channel3 to channel4 + * @arg SYSCFG_DMARemap_USART1Rx: Remap USART1 Rx DMA requests from channel3 to channel5 + * @arg SYSCFG_DMARemap_USART1Tx: Remap USART1 Tx DMA requests from channel2 to channel4 + * @arg SYSCFG_DMARemap_ADC1: Remap ADC1 DMA requests from channel1 to channel2 + * @param NewState: new state of the DMA channel remapping. + * This parameter can be: ENABLE or DISABLE. + * @note When enabled, DMA channel of the selected peripheral is remapped + * @note When disabled, Default DMA channel is mapped to the selected peripheral + * @note By default TIM17 DMA requests is mapped to channel 1, + * use SYSCFG_DMAChannelRemapConfig(SYSCFG_DMARemap_TIM17, Enable) to remap + * TIM17 DMA requests to channel 2 and use + * SYSCFG_DMAChannelRemapConfig(SYSCFG_DMARemap_TIM17, Disable) to map + * TIM17 DMA requests to channel 1 (default mapping) + * @note This function is only used for STM32F030, STM32F031, STM32F042, STM32F072 and STM32F051 devices. + * @retval None + */ +void SYSCFG_DMAChannelRemapConfig(uint32_t SYSCFG_DMARemap, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_SYSCFG_DMA_REMAP(SYSCFG_DMARemap)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Remap the DMA channel */ + SYSCFG->CFGR1 |= (uint32_t)SYSCFG_DMARemap; + } + else + { + /* use the default DMA channel mapping */ + SYSCFG->CFGR1 &= (uint32_t)(~SYSCFG_DMARemap); + } +} + +/** + * @brief Configure the I2C fast mode plus driving capability. + * @param SYSCFG_I2CFastModePlus: selects the pin. + * This parameter can be one of the following values: + * @arg SYSCFG_I2CFastModePlus_PB6: Configure fast mode plus driving capability for PB6 + * @arg SYSCFG_I2CFastModePlus_PB7: Configure fast mode plus driving capability for PB7 + * @arg SYSCFG_I2CFastModePlus_PB8: Configure fast mode plus driving capability for PB8 + * @arg SYSCFG_I2CFastModePlus_PB9: Configure fast mode plus driving capability for PB9 + * @arg SYSCFG_I2CFastModePlus_PA9: Configure fast mode plus driving capability for PA9 (only for STM32F031 and STM32F030 devices) + * @arg SYSCFG_I2CFastModePlus_PA10: Configure fast mode plus driving capability for PA10 (only for STM32F031 and STM32F030 devices) + * @arg SYSCFG_I2CFastModePlus_I2C1: Configure fast mode plus driving capability for PB10, PB11, PF6 and PF7(only for STM32F031 and STM32F030 devices) + * @arg SYSCFG_I2CFastModePlus_I2C2: Configure fast mode plus driving capability for I2C2 pins, available only for STM32F072 devices + * + * @param NewState: new state of the DMA channel remapping. + * This parameter can be: ENABLE or DISABLE. + * @note ENABLE: Enable fast mode plus driving capability for selected I2C pin + * @note DISABLE: Disable fast mode plus driving capability for selected I2C pin + * @note For I2C1, fast mode plus driving capability can be enabled on all selected + * I2C1 pins using SYSCFG_I2CFastModePlus_I2C1 parameter or independently + * on each one of the following pins PB6, PB7, PB8 and PB9. + * @note For remaining I2C1 pins (PA14, PA15...) fast mode plus driving capability + * can be enabled only by using SYSCFG_I2CFastModePlus_I2C1 parameter. + * @note For all I2C2 pins fast mode plus driving capability can be enabled + * only by using SYSCFG_I2CFastModePlus_I2C2 parameter. + * @retval None + */ +void SYSCFG_I2CFastModePlusConfig(uint32_t SYSCFG_I2CFastModePlus, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_SYSCFG_I2C_FMP(SYSCFG_I2CFastModePlus)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable fast mode plus driving capability for selected pin */ + SYSCFG->CFGR1 |= (uint32_t)SYSCFG_I2CFastModePlus; + } + else + { + /* Disable fast mode plus driving capability for selected pin */ + SYSCFG->CFGR1 &= (uint32_t)(~SYSCFG_I2CFastModePlus); + } +} + +/** @brief select the modulation envelope source + * @param SYSCFG_IRDAEnv: select the envelope source. + * This parameter can be a value + * @arg SYSCFG_IRDA_ENV_SEL_TIM16 + * @arg SYSCFG_IRDA_ENV_SEL_USART1 + * @arg SYSCFG_IRDA_ENV_SEL_USART4 + * @retval None + */ +void SYSCFG_IRDAEnvSelection(uint32_t SYSCFG_IRDAEnv) +{ + /* Check the parameters */ + assert_param(IS_SYSCFG_IRDA_ENV(SYSCFG_IRDAEnv)); + + SYSCFG->CFGR1 &= ~(SYSCFG_CFGR1_IRDA_ENV_SEL); + SYSCFG->CFGR1 |= (SYSCFG_IRDAEnv); +} + +/** + * @brief Selects the GPIO pin used as EXTI Line. + * @param EXTI_PortSourceGPIOx: selects the GPIO port to be used as source + * for EXTI lines where x can be (A, B, C, D, E or F). + * @note GPIOE is available only for STM32F072. + * @note GPIOD is not available for STM32F031. + * @param EXTI_PinSourcex: specifies the EXTI line to be configured. + * @note This parameter can be EXTI_PinSourcex where x can be: + * For STM32F051 and STM32F030: (0..15) for GPIOA, GPIOB, GPIOC, (2) for GPIOD and (0..1, 4..7) for GIIOF. + * For STM32F072: (0..15) for GPIOA, GPIOB, GPIOC, GPIOD, GPIOE, (0..10) for GPIOF. + * For STM32F031: (0..15) for GPIOA, GPIOB, (13..15) for GPIOC and (0..1, 6..7) for GPIOF. + * @retval None + */ +void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex) +{ + uint32_t tmp = 0x00; + + /* Check the parameters */ + assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx)); + assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex)); + + tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)); + SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp; + SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03))); +} + +/** + * @brief check ISR wrapper: Allow to determine interrupt source per line . + * @param IT_Source: specifies the interrupt source to check. + * This parameter can be one of the following values: + * @arg ITLINE_EWDG EWDG has expired + * @arg ITLINE_PVDOUT Power voltage detection Interrupt + * @arg ITLINE_VDDIO2 VDDIO2 Interrupt + * @arg ITLINE_RTC_WAKEUP RTC WAKEUP -> exti[20] Interrupt + * @arg ITLINE_RTC_TSTAMP RTC Time Stamp -> exti[19] interrupt + * @arg ITLINE_RTC_ALRA RTC Alarm -> exti[17] interrupt + * @arg ITLINE_FLASH_ITF Flash ITF Interrupt + * @arg ITLINE_CRS CRS Interrupt + * @arg ITLINE_CLK_CTRL CLK Control Interrupt + * @arg ITLINE_EXTI0 External Interrupt 0 + * @arg ITLINE_EXTI1 External Interrupt 1 + * @arg ITLINE_EXTI2 External Interrupt 2 + * @arg ITLINE_EXTI3 External Interrupt 3 + * @arg ITLINE_EXTI4 External Interrupt 4 + * @arg ITLINE_EXTI5 External Interrupt 5 + * @arg ITLINE_EXTI6 External Interrupt 6 + * @arg ITLINE_EXTI7 External Interrupt 7 + * @arg ITLINE_EXTI8 External Interrupt 8 + * @arg ITLINE_EXTI9 External Interrupt 9 + * @arg ITLINE_EXTI10 External Interrupt 10 + * @arg ITLINE_EXTI11 External Interrupt 11 + * @arg ITLINE_EXTI12 External Interrupt 12 + * @arg ITLINE_EXTI13 External Interrupt 13 + * @arg ITLINE_EXTI14 External Interrupt 14 + * @arg ITLINE_EXTI15 External Interrupt 15 + * @arg ITLINE_TSC_EOA Touch control EOA Interrupt + * @arg ITLINE_TSC_MCE Touch control MCE Interrupt + * @arg ITLINE_DMA1_CH1 DMA1 Channel 1 Interrupt + * @arg ITLINE_DMA1_CH2 DMA1 Channel 2 Interrupt + * @arg ITLINE_DMA1_CH3 DMA1 Channel 3 Interrupt + * @arg ITLINE_DMA2_CH1 DMA2 Channel 1 Interrupt + * @arg ITLINE_DMA2_CH2 DMA2 Channel 2 Interrupt + * @arg ITLINE_DMA1_CH4 DMA1 Channel 4 Interrupt + * @arg ITLINE_DMA1_CH5 DMA1 Channel 5 Interrupt + * @arg ITLINE_DMA1_CH6 DMA1 Channel 6 Interrupt + * @arg ITLINE_DMA1_CH7 DMA1 Channel 7 Interrupt + * @arg ITLINE_DMA2_CH3 DMA2 Channel 3 Interrupt + * @arg ITLINE_DMA2_CH4 DMA2 Channel 4 Interrupt + * @arg ITLINE_DMA2_CH5 DMA2 Channel 5 Interrupt + * @arg ITLINE_ADC ADC Interrupt + * @arg ITLINE_COMP1 COMP1 Interrupt -> exti[21] + * @arg ITLINE_COMP2 COMP2 Interrupt -> exti[21] + * @arg ITLINE_TIM1_BRK TIM1 BRK Interrupt + * @arg ITLINE_TIM1_UPD TIM1 UPD Interrupt + * @arg ITLINE_TIM1_TRG TIM1 TRG Interrupt + * @arg ITLINE_TIM1_CCU TIM1 CCU Interrupt + * @arg ITLINE_TIM1_CC TIM1 CC Interrupt + * @arg ITLINE_TIM2 TIM2 Interrupt + * @arg ITLINE_TIM3 TIM3 Interrupt + * @arg ITLINE_DAC DAC Interrupt + * @arg ITLINE_TIM6 TIM6 Interrupt + * @arg ITLINE_TIM7 TIM7 Interrupt + * @arg ITLINE_TIM14 TIM14 Interrupt + * @arg ITLINE_TIM15 TIM15 Interrupt + * @arg ITLINE_TIM16 TIM16 Interrupt + * @arg ITLINE_TIM17 TIM17 Interrupt + * @arg ITLINE_I2C1 I2C1 Interrupt -> exti[23] + * @arg ITLINE_I2C2 I2C2 Interrupt + * @arg ITLINE_SPI1 I2C1 Interrupt -> exti[23] + * @arg ITLINE_SPI2 SPI1 Interrupt + * @arg ITLINE_USART1 USART1 GLB Interrupt -> exti[25] + * @arg ITLINE_USART2 USART2 GLB Interrupt -> exti[26] + * @arg ITLINE_USART3 USART3 Interrupt + * @arg ITLINE_USART4 USART4 Interrupt + * @arg ITLINE_USART5 USART5 Interrupt + * @arg ITLINE_USART6 USART6 Interrupt + * @arg ITLINE_USART7 USART7 Interrupt + * @arg ITLINE_USART8 USART8 Interrupt + * @arg ITLINE_CAN CAN Interrupt + * @arg ITLINE_CEC CEC Interrupt + * @retval The new state of IT_LINE_SR. + */ +uint32_t SYSCFG_GetPendingIT(uint32_t ITSourceLine) +{ + assert_param(IS_SYSCFG_ITLINE(ITSourceLine)); + return(SYSCFG->IT_LINE_SR[(ITSourceLine >> 0x18)] & (ITSourceLine & 0x00FFFFFF)); +} + +/** + * @brief Connect the selected parameter to the break input of TIM1. + * @note The selected configuration is locked and can be unlocked by system reset + * @param SYSCFG_Break: selects the configuration to be connected to break + * input of TIM1 + * This parameter can be any combination of the following values: + * @arg SYSCFG_Break_PVD: Connects the PVD event to the Break Input of TIM1,, not available for STM32F030 devices. + * @arg SYSCFG_Break_SRAMParity: Connects the SRAM_PARITY error signal to the Break Input of TIM1 . + * @arg SYSCFG_Break_Lockup: Connects Lockup output of CortexM0 to the break input of TIM1. + * @retval None + */ +void SYSCFG_BreakConfig(uint32_t SYSCFG_Break) +{ + /* Check the parameter */ + assert_param(IS_SYSCFG_LOCK_CONFIG(SYSCFG_Break)); + + SYSCFG->CFGR2 |= (uint32_t) SYSCFG_Break; +} + +/** + * @brief Checks whether the specified SYSCFG flag is set or not. + * @param SYSCFG_Flag: specifies the SYSCFG flag to check. + * This parameter can be one of the following values: + * @arg SYSCFG_FLAG_PE: SRAM parity error flag. + * @retval The new state of SYSCFG_Flag (SET or RESET). + */ +FlagStatus SYSCFG_GetFlagStatus(uint32_t SYSCFG_Flag) +{ + FlagStatus bitstatus = RESET; + + /* Check the parameter */ + assert_param(IS_SYSCFG_FLAG(SYSCFG_Flag)); + + /* Check the status of the specified SPI flag */ + if ((SYSCFG->CFGR2 & SYSCFG_CFGR2_SRAM_PE) != (uint32_t)RESET) + { + /* SYSCFG_Flag is set */ + bitstatus = SET; + } + else + { + /* SYSCFG_Flag is reset */ + bitstatus = RESET; + } + /* Return the SYSCFG_Flag status */ + return bitstatus; +} + +/** + * @brief Clear the selected SYSCFG flag. + * @param SYSCFG_Flag: selects the flag to be cleared. + * This parameter can be any combination of the following values: + * @arg SYSCFG_FLAG_PE: SRAM parity error flag. + * @retval None + */ +void SYSCFG_ClearFlag(uint32_t SYSCFG_Flag) +{ + /* Check the parameter */ + assert_param(IS_SYSCFG_FLAG(SYSCFG_Flag)); + + SYSCFG->CFGR2 |= (uint32_t) SYSCFG_Flag; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/src/stm32f0-stdperiph/stm32f0xx_tim.c b/system/src/stm32f0-stdperiph/stm32f0xx_tim.c new file mode 100644 index 0000000..ddaab12 --- /dev/null +++ b/system/src/stm32f0-stdperiph/stm32f0xx_tim.c @@ -0,0 +1,3349 @@ +/** + ****************************************************************************** + * @file stm32f0xx_tim.c + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file provides firmware functions to manage the following + * functionalities of the TIM peripheral: + * + TimeBase management + * + Output Compare management + * + Input Capture management + * + Interrupts, DMA and flags management + * + Clocks management + * + Synchronization management + * + Specific interface management + * + Specific remapping management + * + * @verbatim + + =============================================================================== + ##### How to use this driver ##### + =============================================================================== + [..] This driver provides functions to configure and program the TIM + of all STM32F0xx devices These functions are split in 8 groups: + (#) TIM TimeBase management: this group includes all needed functions + to configure the TM Timebase unit: + (++) Set/Get Prescaler. + (++) Set/Get Autoreload. + (++) Counter modes configuration. + (++) Set Clock division. + (++) Select the One Pulse mode. + (++) Update Request Configuration. + (++) Update Disable Configuration. + (++) Auto-Preload Configuration. + (++) Enable/Disable the counter. + + (#) TIM Output Compare management: this group includes all needed + functions to configure the Capture/Compare unit used in Output + compare mode: + (++) Configure each channel, independently, in Output Compare mode. + (++) Select the output compare modes. + (++) Select the Polarities of each channel. + (++) Set/Get the Capture/Compare register values. + (++) Select the Output Compare Fast mode. + (++) Select the Output Compare Forced mode. + (++) Output Compare-Preload Configuration. + (++) Clear Output Compare Reference. + (++) Select the OCREF Clear signal. + (++) Enable/Disable the Capture/Compare Channels. + + (#) TIM Input Capture management: this group includes all needed + functions to configure the Capture/Compare unit used in + Input Capture mode: + (++) Configure each channel in input capture mode. + (++) Configure Channel1/2 in PWM Input mode. + (++) Set the Input Capture Prescaler. + (++) Get the Capture/Compare values. + + (#) Advanced-control timers (TIM1) specific features + (++) Configures the Break input, dead time, Lock level, the OSSI, + the OSSR State and the AOE(automatic output enable) + (++) Enable/Disable the TIM peripheral Main Outputs + (++) Select the Commutation event + (++) Set/Reset the Capture Compare Preload Control bit + + (#) TIM interrupts, DMA and flags management. + (++) Enable/Disable interrupt sources. + (++) Get flags status. + (++) Clear flags/ Pending bits. + (++) Enable/Disable DMA requests. + (++) Configure DMA burst mode. + (++) Select CaptureCompare DMA request. + + (#) TIM clocks management: this group includes all needed functions + to configure the clock controller unit: + (++) Select internal/External clock. + (++) Select the external clock mode: ETR(Mode1/Mode2), TIx or ITRx. + + (#) TIM synchronization management: this group includes all needed. + functions to configure the Synchronization unit: + (++) Select Input Trigger. + (++) Select Output Trigger. + (++) Select Master Slave Mode. + (++) ETR Configuration when used as external trigger. + + (#) TIM specific interface management, this group includes all + needed functions to use the specific TIM interface: + (++) Encoder Interface Configuration. + (++) Select Hall Sensor. + + (#) TIM specific remapping management includes the Remapping + configuration of specific timers + +@endverbatim + * + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx_tim.h" +#include "stm32f0xx_rcc.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @defgroup TIM + * @brief TIM driver modules + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ + +/* ---------------------- TIM registers bit mask ------------------------ */ +#define SMCR_ETR_MASK ((uint16_t)0x00FF) +#define CCMR_OFFSET ((uint16_t)0x0018) +#define CCER_CCE_SET ((uint16_t)0x0001) +#define CCER_CCNE_SET ((uint16_t)0x0004) + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ + +static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, + uint16_t TIM_ICFilter); +static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, + uint16_t TIM_ICFilter); +static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, + uint16_t TIM_ICFilter); +static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, + uint16_t TIM_ICFilter); +/* Private functions ---------------------------------------------------------*/ + +/** @defgroup TIM_Private_Functions + * @{ + */ + +/** @defgroup TIM_Group1 TimeBase management functions + * @brief TimeBase management functions + * +@verbatim + =============================================================================== + ##### TimeBase management functions ##### + =============================================================================== + + *** TIM Driver: how to use it in Timing(Time base) Mode *** + =============================================================================== + [..] To use the Timer in Timing(Time base) mode, the following steps are + mandatory: + (#) Enable TIM clock using + RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) function. + (#) Fill the TIM_TimeBaseInitStruct with the desired parameters. + (#) Call TIM_TimeBaseInit(TIMx, &TIM_TimeBaseInitStruct) to configure + the Time Base unit with the corresponding configuration. + (#) Enable the NVIC if you need to generate the update interrupt. + (#) Enable the corresponding interrupt using the function + TIM_ITConfig(TIMx, TIM_IT_Update). + (#) Call the TIM_Cmd(ENABLE) function to enable the TIM counter. + [..] + (@) All other functions can be used seperatly to modify, if needed, + a specific feature of the Timer. + +@endverbatim + * @{ + */ + +/** + * @brief Deinitializes the TIMx peripheral registers to their default reset values. + * @param TIMx: where x can be 1, 2, 3, 6, 7, 14, 15, 16 and 17 to select the TIM peripheral. + * @note TIM7 is applicable only for STM32F072 devices + * @note TIM6 is not applivable for STM32F031 devices. + * @note TIM2 is not applicable for STM32F030 devices. + * @retval None + * + */ +void TIM_DeInit(TIM_TypeDef* TIMx) +{ + /* Check the parameters */ + assert_param(IS_TIM_ALL_PERIPH(TIMx)); + + if (TIMx == TIM1) + { + RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE); + RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE); + } + else if (TIMx == TIM2) + { + RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE); + RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE); + } + else if (TIMx == TIM3) + { + RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE); + RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE); + } + else if (TIMx == TIM6) + { + RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE); + RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE); + } + else if (TIMx == TIM7) + { + RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE); + RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE); + } + else if (TIMx == TIM14) + { + RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE); + RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); + } + else if (TIMx == TIM15) + { + RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, ENABLE); + RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, DISABLE); + } + else if (TIMx == TIM16) + { + RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, ENABLE); + RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, DISABLE); + } + else + { + if (TIMx == TIM17) + { + RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE); + RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE); + } + } + +} + +/** + * @brief Initializes the TIMx Time Base Unit peripheral according to + * the specified parameters in the TIM_TimeBaseInitStruct. + * @param TIMx: where x can be 1, 2, 3, 6, 7, 14, 15, 16 and 17 to select the TIM + * peripheral. + * @note TIM7 is applicable only for STM32F072 devices + * @note TIM6 is not applivable for STM32F031 devices. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef + * structure that contains the configuration information for + * the specified TIM peripheral. + * @retval None + */ +void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct) +{ + uint16_t tmpcr1 = 0; + + /* Check the parameters */ + assert_param(IS_TIM_ALL_PERIPH(TIMx)); + assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode)); + assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision)); + + tmpcr1 = TIMx->CR1; + + if((TIMx == TIM1) || (TIMx == TIM2) || (TIMx == TIM3)) + { + /* Select the Counter Mode */ + tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS))); + tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode; + } + + if(TIMx != TIM6) + { + /* Set the clock division */ + tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD)); + tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision; + } + + TIMx->CR1 = tmpcr1; + + /* Set the Autoreload value */ + TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ; + + /* Set the Prescaler value */ + TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler; + + if ((TIMx == TIM1) || (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17)) + { + /* Set the Repetition Counter value */ + TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter; + } + + /* Generate an update event to reload the Prescaler and the Repetition counter + values immediately */ + TIMx->EGR = TIM_PSCReloadMode_Immediate; +} + +/** + * @brief Fills each TIM_TimeBaseInitStruct member with its default value. + * @param TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure + * which will be initialized. + * @retval None + */ +void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct) +{ + /* Set the default configuration */ + TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF; + TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000; + TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1; + TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up; + TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000; +} + +/** + * @brief Configures the TIMx Prescaler. + * @param TIMx: where x can be 1, 2, 3, 6, 7, 14, 15, 16 and 17 to select the TIM peripheral. + * @note TIM7 is applicable only for STM32F072 devices + * @note TIM6 is not applivable for STM32F031 devices. + * @note TIM2 is not applicable for STM32F030 devices. + * @param Prescaler: specifies the Prescaler Register value + * @param TIM_PSCReloadMode: specifies the TIM Prescaler Reload mode + * This parameter can be one of the following values: + * @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event. + * @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediatly. + * @retval None + */ +void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode) +{ + /* Check the parameters */ + assert_param(IS_TIM_ALL_PERIPH(TIMx)); + assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode)); + + /* Set the Prescaler value */ + TIMx->PSC = Prescaler; + /* Set or reset the UG Bit */ + TIMx->EGR = TIM_PSCReloadMode; +} + +/** + * @brief Specifies the TIMx Counter Mode to be used. + * @param TIMx: where x can be 1, 2, or 3 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_CounterMode: specifies the Counter Mode to be used + * This parameter can be one of the following values: + * @arg TIM_CounterMode_Up: TIM Up Counting Mode + * @arg TIM_CounterMode_Down: TIM Down Counting Mode + * @arg TIM_CounterMode_CenterAligned1: TIM Center Aligned Mode1 + * @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2 + * @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3 + * @retval None + */ +void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode) +{ + uint16_t tmpcr1 = 0; + + /* Check the parameters */ + assert_param(IS_TIM_LIST3_PERIPH(TIMx)); + assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode)); + + tmpcr1 = TIMx->CR1; + /* Reset the CMS and DIR Bits */ + tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS))); + /* Set the Counter Mode */ + tmpcr1 |= TIM_CounterMode; + /* Write to TIMx CR1 register */ + TIMx->CR1 = tmpcr1; +} + +/** + * @brief Sets the TIMx Counter Register value + * @param TIMx: where x can be 1, 2, 3, 6, 7, 14, 15, 16 and 17 to select the TIM + * peripheral. + * @note TIM7 is applicable only for STM32F072 devices + * @note TIM6 is not applivable for STM32F031 devices. + * @note TIM2 is not applicable for STM32F030 devices. + * @param Counter: specifies the Counter register new value. + * @retval None + */ +void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter) +{ + /* Check the parameters */ + assert_param(IS_TIM_ALL_PERIPH(TIMx)); + + /* Set the Counter Register value */ + TIMx->CNT = Counter; +} + +/** + * @brief Sets the TIMx Autoreload Register value + * @param TIMx: where x can be 1, 2, 3, 6, 7, 14, 15, 16 and 17 to select the TIM peripheral. + * @note TIM7 is applicable only for STM32F072 devices + * @note TIM6 is not applivable for STM32F031 devices. + * @note TIM2 is not applicable for STM32F030 devices. + * @param Autoreload: specifies the Autoreload register new value. + * @retval None + */ +void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload) +{ + /* Check the parameters */ + assert_param(IS_TIM_ALL_PERIPH(TIMx)); + + /* Set the Autoreload Register value */ + TIMx->ARR = Autoreload; +} + +/** + * @brief Gets the TIMx Counter value. + * @param TIMx: where x can be 1, 2, 3, 6, 7, 14, 15, 16 and 17 to select the TIM + * peripheral. + * @note TIM7 is applicable only for STM32F072 devices + * @note TIM6 is not applivable for STM32F031 devices. + * @note TIM2 is not applicable for STM32F030 devices. + * @retval Counter Register value. + */ +uint32_t TIM_GetCounter(TIM_TypeDef* TIMx) +{ + /* Check the parameters */ + assert_param(IS_TIM_ALL_PERIPH(TIMx)); + + /* Get the Counter Register value */ + return TIMx->CNT; +} + +/** + * @brief Gets the TIMx Prescaler value. + * @param TIMx: where x can be 1, 2, 3, 6, 7, 14, 15, 16 and 17 to select the TIM + * peripheral. + * @note TIM7 is applicable only for STM32F072 devices + * @note TIM6 is not applivable for STM32F031 devices. + * @note TIM2 is not applicable for STM32F030 devices. + * @retval Prescaler Register value. + */ +uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx) +{ + /* Check the parameters */ + assert_param(IS_TIM_ALL_PERIPH(TIMx)); + + /* Get the Prescaler Register value */ + return TIMx->PSC; +} + +/** + * @brief Enables or Disables the TIMx Update event. + * @param TIMx: where x can be 1, 2, 3, 6, 7, 14, 15, 16 and 17 to select the TIM + * peripheral. + * @note TIM7 is applicable only for STM32F072 devices + * @note TIM6 is not applivable for STM32F031 devices. + * @note TIM2 is not applicable for STM32F030 devices. + * @param NewState: new state of the TIMx UDIS bit + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_TIM_ALL_PERIPH(TIMx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Set the Update Disable Bit */ + TIMx->CR1 |= TIM_CR1_UDIS; + } + else + { + /* Reset the Update Disable Bit */ + TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_UDIS); + } +} + +/** + * @brief Configures the TIMx Update Request Interrupt source. + * @param TIMx: where x can be 1, 2, 3, 6, 7, 14, 15, 16 and 17 to select the TIM + * peripheral. + * @note TIM7 is applicable only for STM32F072 devices + * @note TIM6 is not applivable for STM32F031 devices. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_UpdateSource: specifies the Update source. + * This parameter can be one of the following values: + * @arg TIM_UpdateSource_Regular: Source of update is the counter + * overflow/underflow or the setting of UG bit, or an update + * generation through the slave mode controller. + * @arg TIM_UpdateSource_Global: Source of update is counter overflow/underflow. + * @retval None + */ +void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource) +{ + /* Check the parameters */ + assert_param(IS_TIM_ALL_PERIPH(TIMx)); + assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource)); + + if (TIM_UpdateSource != TIM_UpdateSource_Global) + { + /* Set the URS Bit */ + TIMx->CR1 |= TIM_CR1_URS; + } + else + { + /* Reset the URS Bit */ + TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_URS); + } +} + +/** + * @brief Enables or disables TIMx peripheral Preload register on ARR. + * @param TIMx: where x can be 1, 2, 3, 6, 7, 14, 15, 16 and 17 to select the TIM + * peripheral. + * @note TIM7 is applicable only for STM32F072 devices + * @note TIM6 is not applivable for STM32F031 devices. + * @note TIM2 is not applicable for STM32F030 devices. + * @param NewState: new state of the TIMx peripheral Preload register + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_TIM_ALL_PERIPH(TIMx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Set the ARR Preload Bit */ + TIMx->CR1 |= TIM_CR1_ARPE; + } + else + { + /* Reset the ARR Preload Bit */ + TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE); + } +} + +/** + * @brief Selects the TIMx's One Pulse Mode. + * @param TIMx: where x can be 1, 2, 3, 6, 7, 14, 15, 16 and 17 to select the TIM + * peripheral. + * @note TIM7 is applicable only for STM32F072 devices + * @note TIM6 is not applivable for STM32F031 devices. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_OPMode: specifies the OPM Mode to be used. + * This parameter can be one of the following values: + * @arg TIM_OPMode_Single + * @arg TIM_OPMode_Repetitive + * @retval None + */ +void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode) +{ + /* Check the parameters */ + assert_param(IS_TIM_ALL_PERIPH(TIMx)); + assert_param(IS_TIM_OPM_MODE(TIM_OPMode)); + + /* Reset the OPM Bit */ + TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_OPM); + /* Configure the OPM Mode */ + TIMx->CR1 |= TIM_OPMode; +} + +/** + * @brief Sets the TIMx Clock Division value. + * @param TIMx: where x can be 1, 2, 3, 14, 15, 16 and 17 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_CKD: specifies the clock division value. + * This parameter can be one of the following value: + * @arg TIM_CKD_DIV1: TDTS = Tck_tim + * @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim + * @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim + * @retval None + */ +void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST4_PERIPH(TIMx)); + assert_param(IS_TIM_CKD_DIV(TIM_CKD)); + + /* Reset the CKD Bits */ + TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_CKD); + /* Set the CKD value */ + TIMx->CR1 |= TIM_CKD; +} + +/** + * @brief Enables or disables the specified TIM peripheral. + * @param TIMx: where x can be 1, 2, 3, 6, 7, 14, 15, 16 and 17to select the TIMx + * peripheral. + * @note TIM7 is applicable only for STM32F072 devices + * @note TIM6 is not applivable for STM32F031 devices. + * @note TIM2 is not applicable for STM32F030 devices. + * @param NewState: new state of the TIMx peripheral. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_TIM_ALL_PERIPH(TIMx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the TIM Counter */ + TIMx->CR1 |= TIM_CR1_CEN; + } + else + { + /* Disable the TIM Counter */ + TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN)); + } +} + +/** + * @} + */ + +/** @defgroup TIM_Group2 Advanced-control timers (TIM1) specific features + * @brief Advanced-control timers (TIM1) specific features + * +@verbatim + =============================================================================== + ##### Advanced-control timers (TIM1) specific features ##### + =============================================================================== + + =================================================================== + *** TIM Driver: how to use the Break feature *** + =================================================================== + [..] After configuring the Timer channel(s) in the appropriate Output Compare mode: + + (#) Fill the TIM_BDTRInitStruct with the desired parameters for the Timer + Break Polarity, dead time, Lock level, the OSSI/OSSR State and the + AOE(automatic output enable). + + (#) Call TIM_BDTRConfig(TIMx, &TIM_BDTRInitStruct) to configure the Timer + + (#) Enable the Main Output using TIM_CtrlPWMOutputs(TIM1, ENABLE) + + (#) Once the break even occurs, the Timer's output signals are put in reset + state or in a known state (according to the configuration made in + TIM_BDTRConfig() function). + +@endverbatim + * @{ + */ +/** + * @brief Configures the: Break feature, dead time, Lock level, OSSI/OSSR State + * and the AOE(automatic output enable). + * @param TIMx: where x can be 1, 15, 16 or 17 to select the TIM + * @param TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that + * contains the BDTR Register configuration information for the TIM peripheral. + * @retval None + */ +void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST2_PERIPH(TIMx)); + assert_param(IS_TIM_OSSR_STATE(TIM_BDTRInitStruct->TIM_OSSRState)); + assert_param(IS_TIM_OSSI_STATE(TIM_BDTRInitStruct->TIM_OSSIState)); + assert_param(IS_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->TIM_LOCKLevel)); + assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break)); + assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity)); + assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput)); + /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State, + the OSSI State, the dead time value and the Automatic Output Enable Bit */ + TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState | + TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime | + TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity | + TIM_BDTRInitStruct->TIM_AutomaticOutput; +} + +/** + * @brief Fills each TIM_BDTRInitStruct member with its default value. + * @param TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which + * will be initialized. + * @retval None + */ +void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct) +{ + /* Set the default configuration */ + TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable; + TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable; + TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF; + TIM_BDTRInitStruct->TIM_DeadTime = 0x00; + TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable; + TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low; + TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable; +} + +/** + * @brief Enables or disables the TIM peripheral Main Outputs. + * @param TIMx: where x can be 1, 15, 16 or 17 to select the TIMx peripheral. + * @param NewState: new state of the TIM peripheral Main Outputs. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST2_PERIPH(TIMx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + if (NewState != DISABLE) + { + /* Enable the TIM Main Output */ + TIMx->BDTR |= TIM_BDTR_MOE; + } + else + { + /* Disable the TIM Main Output */ + TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE)); + } +} + +/** + * @} + */ + +/** @defgroup TIM_Group3 Output Compare management functions + * @brief Output Compare management functions + * +@verbatim + =============================================================================== + ##### Output Compare management functions ##### + =============================================================================== + *** TIM Driver: how to use it in Output Compare Mode *** + =============================================================================== + [..] To use the Timer in Output Compare mode, the following steps are mandatory: + (#) Enable TIM clock using + RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) function. + (#) Configure the TIM pins by configuring the corresponding GPIO pins + (#) Configure the Time base unit as described in the first part of this + driver, if needed, else the Timer will run with the default + configuration: + (++) Autoreload value = 0xFFFF. + (++) Prescaler value = 0x0000. + (++) Counter mode = Up counting. + (++) Clock Division = TIM_CKD_DIV1. + (#) Fill the TIM_OCInitStruct with the desired parameters including: + (++) The TIM Output Compare mode: TIM_OCMode. + (++) TIM Output State: TIM_OutputState. + (++) TIM Pulse value: TIM_Pulse. + (++) TIM Output Compare Polarity : TIM_OCPolarity. + (#) Call TIM_OCxInit(TIMx, &TIM_OCInitStruct) to configure the desired + channel with the corresponding configuration. + (#) Call the TIM_Cmd(ENABLE) function to enable the TIM counter. + [..] + (@) All other functions can be used separately to modify, if needed, + a specific feature of the Timer. + (@) In case of PWM mode, this function is mandatory: + TIM_OCxPreloadConfig(TIMx, TIM_OCPreload_ENABLE). + (@) If the corresponding interrupt or DMA request are needed, the user should: + (#@) Enable the NVIC (or the DMA) to use the TIM interrupts (or DMA requests). + (#@) Enable the corresponding interrupt (or DMA request) using the function + TIM_ITConfig(TIMx, TIM_IT_CCx) (or TIM_DMA_Cmd(TIMx, TIM_DMA_CCx)). + +@endverbatim + * @{ + */ + +/** + * @brief Initializes the TIMx Channel1 according to the specified + * parameters in the TIM_OCInitStruct. + * @param TIMx: where x can be 1, 2, 3, 14, 15, 16 and 17 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure + * that contains the configuration information for the specified TIM + * peripheral. + * @retval None + */ +void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct) +{ + uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0; + + /* Check the parameters */ + assert_param(IS_TIM_LIST4_PERIPH(TIMx)); + assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode)); + assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); + assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity)); + /* Disable the Channel 1: Reset the CC1E Bit */ + TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E); + /* Get the TIMx CCER register value */ + tmpccer = TIMx->CCER; + /* Get the TIMx CR2 register value */ + tmpcr2 = TIMx->CR2; + + /* Get the TIMx CCMR1 register value */ + tmpccmrx = TIMx->CCMR1; + + /* Reset the Output Compare Mode Bits */ + tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M)); + tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S)); + + /* Select the Output Compare Mode */ + tmpccmrx |= TIM_OCInitStruct->TIM_OCMode; + + /* Reset the Output Polarity level */ + tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P)); + /* Set the Output Compare Polarity */ + tmpccer |= TIM_OCInitStruct->TIM_OCPolarity; + + /* Set the Output State */ + tmpccer |= TIM_OCInitStruct->TIM_OutputState; + + if((TIMx == TIM1) || (TIMx == TIM15) || (TIMx == TIM16) || (TIMx == TIM17)) + { + assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState)); + assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity)); + assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState)); + assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); + + /* Reset the Output N Polarity level */ + tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP)); + /* Set the Output N Polarity */ + tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity; + + /* Reset the Output N State */ + tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE)); + /* Set the Output N State */ + tmpccer |= TIM_OCInitStruct->TIM_OutputNState; + + /* Reset the Ouput Compare and Output Compare N IDLE State */ + tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1)); + tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N)); + + /* Set the Output Idle state */ + tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState; + /* Set the Output N Idle state */ + tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState; + } + /* Write to TIMx CR2 */ + TIMx->CR2 = tmpcr2; + + /* Write to TIMx CCMR1 */ + TIMx->CCMR1 = tmpccmrx; + + /* Set the Capture Compare Register value */ + TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; + + /* Write to TIMx CCER */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Initializes the TIMx Channel2 according to the specified + * parameters in the TIM_OCInitStruct. + * @param TIMx: where x can be 1, 2, 3 or 15 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure + * that contains the configuration information for the specified TIM + * peripheral. + * @retval None + */ +void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct) +{ + uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0; + + /* Check the parameters */ + assert_param(IS_TIM_LIST6_PERIPH(TIMx)); + assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode)); + assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); + assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity)); + /* Disable the Channel 2: Reset the CC2E Bit */ + TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E)); + + /* Get the TIMx CCER register value */ + tmpccer = TIMx->CCER; + /* Get the TIMx CR2 register value */ + tmpcr2 = TIMx->CR2; + + /* Get the TIMx CCMR1 register value */ + tmpccmrx = TIMx->CCMR1; + + /* Reset the Output Compare mode and Capture/Compare selection Bits */ + tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M)); + tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)); + + /* Select the Output Compare Mode */ + tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8); + + /* Reset the Output Polarity level */ + tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P)); + /* Set the Output Compare Polarity */ + tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4); + + /* Set the Output State */ + tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4); + + if((TIMx == TIM1) || (TIMx == TIM15)) + { + /* Check the parameters */ + assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); + + /* Reset the Ouput Compare State */ + tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2)); + + /* Set the Output Idle state */ + tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2); + + if (TIMx == TIM1) + { + /* Check the parameters */ + assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState)); + assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity)); + assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState)); + + /* Reset the Output N Polarity level */ + tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP)); + /* Set the Output N Polarity */ + tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4); + + /* Reset the Output N State */ + tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE)); + /* Set the Output N State */ + tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4); + + /* Reset the Output Compare N IDLE State */ + tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N)); + + /* Set the Output N Idle state */ + tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2); + } + } + /* Write to TIMx CR2 */ + TIMx->CR2 = tmpcr2; + + /* Write to TIMx CCMR1 */ + TIMx->CCMR1 = tmpccmrx; + + /* Set the Capture Compare Register value */ + TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse; + + /* Write to TIMx CCER */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Initializes the TIMx Channel3 according to the specified + * parameters in the TIM_OCInitStruct. + * @param TIMx: where x can be 1, 2 or 3 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure + * that contains the configuration information for the specified TIM + * peripheral. + * @retval None + */ +void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct) +{ + uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0; + + /* Check the parameters */ + assert_param(IS_TIM_LIST3_PERIPH(TIMx)); + assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode)); + assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); + assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity)); + /* Disable the Channel 2: Reset the CC2E Bit */ + TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E)); + + /* Get the TIMx CCER register value */ + tmpccer = TIMx->CCER; + /* Get the TIMx CR2 register value */ + tmpcr2 = TIMx->CR2; + + /* Get the TIMx CCMR2 register value */ + tmpccmrx = TIMx->CCMR2; + + /* Reset the Output Compare mode and Capture/Compare selection Bits */ + tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M)); + tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S)); + /* Select the Output Compare Mode */ + tmpccmrx |= TIM_OCInitStruct->TIM_OCMode; + + /* Reset the Output Polarity level */ + tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P)); + /* Set the Output Compare Polarity */ + tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8); + + /* Set the Output State */ + tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8); + + if(TIMx == TIM1) + { + assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState)); + assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity)); + assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState)); + assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); + + /* Reset the Output N Polarity level */ + tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP)); + /* Set the Output N Polarity */ + tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8); + /* Reset the Output N State */ + tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE)); + + /* Set the Output N State */ + tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8); + /* Reset the Ouput Compare and Output Compare N IDLE State */ + tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3)); + tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N)); + /* Set the Output Idle state */ + tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4); + /* Set the Output N Idle state */ + tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4); + } + /* Write to TIMx CR2 */ + TIMx->CR2 = tmpcr2; + + /* Write to TIMx CCMR2 */ + TIMx->CCMR2 = tmpccmrx; + + /* Set the Capture Compare Register value */ + TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse; + + /* Write to TIMx CCER */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Initializes the TIMx Channel4 according to the specified + * parameters in the TIM_OCInitStruct. + * @param TIMx: where x can be 1, 2 or 3 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure + * that contains the configuration information for the specified TIM + * peripheral. + * @retval None + */ +void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct) +{ + uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0; + + /* Check the parameters */ + assert_param(IS_TIM_LIST3_PERIPH(TIMx)); + assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode)); + assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); + assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity)); + /* Disable the Channel 2: Reset the CC4E Bit */ + TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E)); + + /* Get the TIMx CCER register value */ + tmpccer = TIMx->CCER; + /* Get the TIMx CR2 register value */ + tmpcr2 = TIMx->CR2; + + /* Get the TIMx CCMR2 register value */ + tmpccmrx = TIMx->CCMR2; + + /* Reset the Output Compare mode and Capture/Compare selection Bits */ + tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M)); + tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S)); + + /* Select the Output Compare Mode */ + tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8); + + /* Reset the Output Polarity level */ + tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P)); + /* Set the Output Compare Polarity */ + tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12); + + /* Set the Output State */ + tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12); + + if(TIMx == TIM1) + { + assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); + /* Reset the Ouput Compare IDLE State */ + tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4)); + /* Set the Output Idle state */ + tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6); + } + /* Write to TIMx CR2 */ + TIMx->CR2 = tmpcr2; + + /* Write to TIMx CCMR2 */ + TIMx->CCMR2 = tmpccmrx; + + /* Set the Capture Compare Register value */ + TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse; + + /* Write to TIMx CCER */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Fills each TIM_OCInitStruct member with its default value. + * @param TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure which will + * be initialized. + * @retval None + */ +void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct) +{ + /* Set the default configuration */ + TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing; + TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable; + TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable; + TIM_OCInitStruct->TIM_Pulse = 0x0000000; + TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High; + TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High; + TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset; + TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset; +} + +/** + * @brief Selects the TIM Output Compare Mode. + * @note This function disables the selected channel before changing the Output + * Compare Mode. + * User has to enable this channel using TIM_CCxCmd and TIM_CCxNCmd functions. + * @param TIMx: where x can be 1, 2, 3, 14, 15, 16 or 17 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_Channel: specifies the TIM Channel + * This parameter can be one of the following values: + * @arg TIM_Channel_1: TIM Channel 1 + * @arg TIM_Channel_2: TIM Channel 2 + * @arg TIM_Channel_3: TIM Channel 3 + * @arg TIM_Channel_4: TIM Channel 4 + * @param TIM_OCMode: specifies the TIM Output Compare Mode. + * This parameter can be one of the following values: + * @arg TIM_OCMode_Timing + * @arg TIM_OCMode_Active + * @arg TIM_OCMode_Toggle + * @arg TIM_OCMode_PWM1 + * @arg TIM_OCMode_PWM2 + * @arg TIM_ForcedAction_Active + * @arg TIM_ForcedAction_InActive + * @retval None + */ +void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode) +{ + uint32_t tmp = 0; + uint16_t tmp1 = 0; + + /* Check the parameters */ + assert_param(IS_TIM_LIST4_PERIPH(TIMx)); + assert_param(IS_TIM_OCM(TIM_OCMode)); + + tmp = (uint32_t) TIMx; + tmp += CCMR_OFFSET; + + tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel; + + /* Disable the Channel: Reset the CCxE Bit */ + TIMx->CCER &= (uint16_t) ~tmp1; + + if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3)) + { + tmp += (TIM_Channel>>1); + + /* Reset the OCxM bits in the CCMRx register */ + *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC1M); + + /* Configure the OCxM bits in the CCMRx register */ + *(__IO uint32_t *) tmp |= TIM_OCMode; + } + else + { + tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1; + + /* Reset the OCxM bits in the CCMRx register */ + *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC2M); + + /* Configure the OCxM bits in the CCMRx register */ + *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8); + } +} + +/** + * @brief Sets the TIMx Capture Compare1 Register value + * @param TIMx: where x can be 1, 2, 3, 14, 15, 16 or 17 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param Compare1: specifies the Capture Compare1 register new value. + * @retval None + */ +void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST4_PERIPH(TIMx)); + + /* Set the Capture Compare1 Register value */ + TIMx->CCR1 = Compare1; +} + +/** + * @brief Sets the TIMx Capture Compare2 Register value + * @param TIMx: where x can be 1, 2, 3 or 15 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param Compare2: specifies the Capture Compare2 register new value. + * @retval None + */ +void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST6_PERIPH(TIMx)); + + /* Set the Capture Compare2 Register value */ + TIMx->CCR2 = Compare2; +} + +/** + * @brief Sets the TIMx Capture Compare3 Register value + * @param TIMx: where x can be 1, 2 or 3 to select the TIM peripheral. + * @param Compare3: specifies the Capture Compare3 register new value. + * @retval None + */ +void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST3_PERIPH(TIMx)); + + /* Set the Capture Compare3 Register value */ + TIMx->CCR3 = Compare3; +} + +/** + * @brief Sets the TIMx Capture Compare4 Register value + * @param TIMx: where x can be 1, 2 or 3 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param Compare4: specifies the Capture Compare4 register new value. + * @retval None + */ +void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST3_PERIPH(TIMx)); + + /* Set the Capture Compare4 Register value */ + TIMx->CCR4 = Compare4; +} + +/** + * @brief Forces the TIMx output 1 waveform to active or inactive level. + * @param TIMx: where x can be 1, 2, 3, 14, 15, 16 or 17 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_ForcedAction: specifies the forced Action to be set to the output waveform. + * This parameter can be one of the following values: + * @arg TIM_ForcedAction_Active: Force active level on OC1REF + * @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF. + * @retval None + */ +void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction) +{ + uint16_t tmpccmr1 = 0; + /* Check the parameters */ + assert_param(IS_TIM_LIST4_PERIPH(TIMx)); + assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction)); + tmpccmr1 = TIMx->CCMR1; + /* Reset the OC1M Bits */ + tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1M); + /* Configure The Forced output Mode */ + tmpccmr1 |= TIM_ForcedAction; + /* Write to TIMx CCMR1 register */ + TIMx->CCMR1 = tmpccmr1; +} + +/** + * @brief Forces the TIMx output 2 waveform to active or inactive level. + * @param TIMx: where x can be 1, 2, 3, or 15 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_ForcedAction: specifies the forced Action to be set to the output waveform. + * This parameter can be one of the following values: + * @arg TIM_ForcedAction_Active: Force active level on OC2REF + * @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF. + * @retval None + */ +void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction) +{ + uint16_t tmpccmr1 = 0; + + /* Check the parameters */ + assert_param(IS_TIM_LIST6_PERIPH(TIMx)); + assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction)); + + tmpccmr1 = TIMx->CCMR1; + /* Reset the OC2M Bits */ + tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2M); + /* Configure The Forced output Mode */ + tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8); + /* Write to TIMx CCMR1 register */ + TIMx->CCMR1 = tmpccmr1; +} + +/** + * @brief Forces the TIMx output 3 waveform to active or inactive level. + * @param TIMx: where x can be 1, 2 or 3 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_ForcedAction: specifies the forced Action to be set to the output waveform. + * This parameter can be one of the following values: + * @arg TIM_ForcedAction_Active: Force active level on OC3REF + * @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF. + * @retval None + */ +void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction) +{ + uint16_t tmpccmr2 = 0; + + /* Check the parameters */ + assert_param(IS_TIM_LIST3_PERIPH(TIMx)); + assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction)); + + tmpccmr2 = TIMx->CCMR2; + /* Reset the OC1M Bits */ + tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3M); + /* Configure The Forced output Mode */ + tmpccmr2 |= TIM_ForcedAction; + /* Write to TIMx CCMR2 register */ + TIMx->CCMR2 = tmpccmr2; +} + +/** + * @brief Forces the TIMx output 4 waveform to active or inactive level. + * @param TIMx: where x can be 1, 2 or 3 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_ForcedAction: specifies the forced Action to be set to the output waveform. + * This parameter can be one of the following values: + * @arg TIM_ForcedAction_Active: Force active level on OC4REF + * @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF. + * @retval None + */ +void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction) +{ + uint16_t tmpccmr2 = 0; + /* Check the parameters */ + assert_param(IS_TIM_LIST3_PERIPH(TIMx)); + assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction)); + + tmpccmr2 = TIMx->CCMR2; + /* Reset the OC2M Bits */ + tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4M); + /* Configure The Forced output Mode */ + tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8); + /* Write to TIMx CCMR2 register */ + TIMx->CCMR2 = tmpccmr2; +} + +/** + * @brief Sets or Resets the TIM peripheral Capture Compare Preload Control bit. + * @param TIMx: where x can be 1, 2, 3 or 15 to select the TIMx peripheral + * @note TIM2 is not applicable for STM32F030 devices. + * @param NewState: new state of the Capture Compare Preload Control bit + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST6_PERIPH(TIMx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + if (NewState != DISABLE) + { + /* Set the CCPC Bit */ + TIMx->CR2 |= TIM_CR2_CCPC; + } + else + { + /* Reset the CCPC Bit */ + TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCPC); + } +} + + +/** + * @brief Enables or disables the TIMx peripheral Preload register on CCR1. + * @param TIMx: where x can be 1, 2, 3, 14, 15, 16 and 17 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_OCPreload: new state of the TIMx peripheral Preload register + * This parameter can be one of the following values: + * @arg TIM_OCPreload_Enable + * @arg TIM_OCPreload_Disable + * @retval None + */ +void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload) +{ + uint16_t tmpccmr1 = 0; + /* Check the parameters */ + assert_param(IS_TIM_LIST4_PERIPH(TIMx)); + assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload)); + + tmpccmr1 = TIMx->CCMR1; + /* Reset the OC1PE Bit */ + tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE); + /* Enable or Disable the Output Compare Preload feature */ + tmpccmr1 |= TIM_OCPreload; + /* Write to TIMx CCMR1 register */ + TIMx->CCMR1 = tmpccmr1; +} + +/** + * @brief Enables or disables the TIMx peripheral Preload register on CCR2. + * @param TIMx: where x can be 1, 2, 3 and 15 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_OCPreload: new state of the TIMx peripheral Preload register + * This parameter can be one of the following values: + * @arg TIM_OCPreload_Enable + * @arg TIM_OCPreload_Disable + * @retval None + */ +void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload) +{ + uint16_t tmpccmr1 = 0; + /* Check the parameters */ + assert_param(IS_TIM_LIST6_PERIPH(TIMx)); + assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload)); + + tmpccmr1 = TIMx->CCMR1; + /* Reset the OC2PE Bit */ + tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE); + /* Enable or Disable the Output Compare Preload feature */ + tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8); + /* Write to TIMx CCMR1 register */ + TIMx->CCMR1 = tmpccmr1; +} + +/** + * @brief Enables or disables the TIMx peripheral Preload register on CCR3. + * @param TIMx: where x can be 1, 2 or 3 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_OCPreload: new state of the TIMx peripheral Preload register + * This parameter can be one of the following values: + * @arg TIM_OCPreload_Enable + * @arg TIM_OCPreload_Disable + * @retval None + */ +void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload) +{ + uint16_t tmpccmr2 = 0; + + /* Check the parameters */ + assert_param(IS_TIM_LIST3_PERIPH(TIMx)); + assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload)); + + tmpccmr2 = TIMx->CCMR2; + /* Reset the OC3PE Bit */ + tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE); + /* Enable or Disable the Output Compare Preload feature */ + tmpccmr2 |= TIM_OCPreload; + /* Write to TIMx CCMR2 register */ + TIMx->CCMR2 = tmpccmr2; +} + +/** + * @brief Enables or disables the TIMx peripheral Preload register on CCR4. + * @param TIMx: where x can be 1, 2 or 3 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_OCPreload: new state of the TIMx peripheral Preload register + * This parameter can be one of the following values: + * @arg TIM_OCPreload_Enable + * @arg TIM_OCPreload_Disable + * @retval None + */ +void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload) +{ + uint16_t tmpccmr2 = 0; + + /* Check the parameters */ + assert_param(IS_TIM_LIST3_PERIPH(TIMx)); + assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload)); + + tmpccmr2 = TIMx->CCMR2; + /* Reset the OC4PE Bit */ + tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE); + /* Enable or Disable the Output Compare Preload feature */ + tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8); + /* Write to TIMx CCMR2 register */ + TIMx->CCMR2 = tmpccmr2; +} + +/** + * @brief Configures the TIMx Output Compare 1 Fast feature. + * @param TIMx: where x can be 1, 2, 3, 14, 15, 16 or 17 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_OCFast: new state of the Output Compare Fast Enable Bit. + * This parameter can be one of the following values: + * @arg TIM_OCFast_Enable: TIM output compare fast enable + * @arg TIM_OCFast_Disable: TIM output compare fast disable + * @retval None + */ +void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast) +{ + uint16_t tmpccmr1 = 0; + + /* Check the parameters */ + assert_param(IS_TIM_LIST4_PERIPH(TIMx)); + assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast)); + + /* Get the TIMx CCMR1 register value */ + tmpccmr1 = TIMx->CCMR1; + /* Reset the OC1FE Bit */ + tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1FE); + /* Enable or Disable the Output Compare Fast Bit */ + tmpccmr1 |= TIM_OCFast; + /* Write to TIMx CCMR1 */ + TIMx->CCMR1 = tmpccmr1; +} + +/** + * @brief Configures the TIMx Output Compare 2 Fast feature. + * @param TIMx: where x can be 1, 2, 3 or 15 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_OCFast: new state of the Output Compare Fast Enable Bit. + * This parameter can be one of the following values: + * @arg TIM_OCFast_Enable: TIM output compare fast enable + * @arg TIM_OCFast_Disable: TIM output compare fast disable + * @retval None + */ +void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast) +{ + uint16_t tmpccmr1 = 0; + + /* Check the parameters */ + assert_param(IS_TIM_LIST6_PERIPH(TIMx)); + assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast)); + + /* Get the TIMx CCMR1 register value */ + tmpccmr1 = TIMx->CCMR1; + /* Reset the OC2FE Bit */ + tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2FE); + /* Enable or Disable the Output Compare Fast Bit */ + tmpccmr1 |= (uint16_t)(TIM_OCFast << 8); + /* Write to TIMx CCMR1 */ + TIMx->CCMR1 = tmpccmr1; +} + +/** + * @brief Configures the TIMx Output Compare 3 Fast feature. + * @param TIMx: where x can be 1, 2 or 3 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_OCFast: new state of the Output Compare Fast Enable Bit. + * This parameter can be one of the following values: + * @arg TIM_OCFast_Enable: TIM output compare fast enable + * @arg TIM_OCFast_Disable: TIM output compare fast disable + * @retval None + */ +void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast) +{ + uint16_t tmpccmr2 = 0; + + /* Check the parameters */ + assert_param(IS_TIM_LIST3_PERIPH(TIMx)); + assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast)); + + /* Get the TIMx CCMR2 register value */ + tmpccmr2 = TIMx->CCMR2; + /* Reset the OC3FE Bit */ + tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3FE); + /* Enable or Disable the Output Compare Fast Bit */ + tmpccmr2 |= TIM_OCFast; + /* Write to TIMx CCMR2 */ + TIMx->CCMR2 = tmpccmr2; +} + +/** + * @brief Configures the TIMx Output Compare 4 Fast feature. + * @param TIMx: where x can be 1, 2 or 3 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_OCFast: new state of the Output Compare Fast Enable Bit. + * This parameter can be one of the following values: + * @arg TIM_OCFast_Enable: TIM output compare fast enable + * @arg TIM_OCFast_Disable: TIM output compare fast disable + * @retval None + */ +void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast) +{ + uint16_t tmpccmr2 = 0; + + /* Check the parameters */ + assert_param(IS_TIM_LIST3_PERIPH(TIMx)); + assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast)); + + /* Get the TIMx CCMR2 register value */ + tmpccmr2 = TIMx->CCMR2; + /* Reset the OC4FE Bit */ + tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4FE); + /* Enable or Disable the Output Compare Fast Bit */ + tmpccmr2 |= (uint16_t)(TIM_OCFast << 8); + /* Write to TIMx CCMR2 */ + TIMx->CCMR2 = tmpccmr2; +} + +/** + * @brief Clears or safeguards the OCREF1 signal on an external event + * @param TIMx: where x can be 1, 2, 3, 14, 15, 16 or 17 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_OCClear: new state of the Output Compare Clear Enable Bit. + * This parameter can be one of the following values: + * @arg TIM_OCClear_Enable: TIM Output clear enable + * @arg TIM_OCClear_Disable: TIM Output clear disable + * @retval None + */ +void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear) +{ + uint16_t tmpccmr1 = 0; + + /* Check the parameters */ + assert_param(IS_TIM_LIST4_PERIPH(TIMx)); + assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear)); + + tmpccmr1 = TIMx->CCMR1; + /* Reset the OC1CE Bit */ + tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1CE); + /* Enable or Disable the Output Compare Clear Bit */ + tmpccmr1 |= TIM_OCClear; + /* Write to TIMx CCMR1 register */ + TIMx->CCMR1 = tmpccmr1; +} + +/** + * @brief Clears or safeguards the OCREF2 signal on an external event + * @param TIMx: where x can be 1, 2, 3 or 15 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_OCClear: new state of the Output Compare Clear Enable Bit. + * This parameter can be one of the following values: + * @arg TIM_OCClear_Enable: TIM Output clear enable + * @arg TIM_OCClear_Disable: TIM Output clear disable + * @retval None + */ +void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear) +{ + uint16_t tmpccmr1 = 0; + + /* Check the parameters */ + assert_param(IS_TIM_LIST6_PERIPH(TIMx)); + assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear)); + + tmpccmr1 = TIMx->CCMR1; + /* Reset the OC2CE Bit */ + tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2CE); + /* Enable or Disable the Output Compare Clear Bit */ + tmpccmr1 |= (uint16_t)(TIM_OCClear << 8); + /* Write to TIMx CCMR1 register */ + TIMx->CCMR1 = tmpccmr1; +} + +/** + * @brief Clears or safeguards the OCREF3 signal on an external event + * @param TIMx: where x can be 1, 2 or 3 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_OCClear: new state of the Output Compare Clear Enable Bit. + * This parameter can be one of the following values: + * @arg TIM_OCClear_Enable: TIM Output clear enable + * @arg TIM_OCClear_Disable: TIM Output clear disable + * @retval None + */ +void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear) +{ + uint16_t tmpccmr2 = 0; + + /* Check the parameters */ + assert_param(IS_TIM_LIST3_PERIPH(TIMx)); + assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear)); + + tmpccmr2 = TIMx->CCMR2; + /* Reset the OC3CE Bit */ + tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3CE); + /* Enable or Disable the Output Compare Clear Bit */ + tmpccmr2 |= TIM_OCClear; + /* Write to TIMx CCMR2 register */ + TIMx->CCMR2 = tmpccmr2; +} + +/** + * @brief Clears or safeguards the OCREF4 signal on an external event + * @param TIMx: where x can be 1, 2 or 3 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_OCClear: new state of the Output Compare Clear Enable Bit. + * This parameter can be one of the following values: + * @arg TIM_OCClear_Enable: TIM Output clear enable + * @arg TIM_OCClear_Disable: TIM Output clear disable + * @retval None + */ +void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear) +{ + uint16_t tmpccmr2 = 0; + + /* Check the parameters */ + assert_param(IS_TIM_LIST3_PERIPH(TIMx)); + assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear)); + + tmpccmr2 = TIMx->CCMR2; + /* Reset the OC4CE Bit */ + tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4CE); + /* Enable or Disable the Output Compare Clear Bit */ + tmpccmr2 |= (uint16_t)(TIM_OCClear << 8); + /* Write to TIMx CCMR2 register */ + TIMx->CCMR2 = tmpccmr2; +} + +/** + * @brief Configures the TIMx channel 1 polarity. + * @param TIMx: where x can be 1, 2, 3, 14, 15, 16 or 17 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_OCPolarity: specifies the OC1 Polarity + * This parmeter can be one of the following values: + * @arg TIM_OCPolarity_High: Output Compare active high + * @arg TIM_OCPolarity_Low: Output Compare active low + * @retval None + */ +void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity) +{ + uint16_t tmpccer = 0; + + /* Check the parameters */ + assert_param(IS_TIM_LIST4_PERIPH(TIMx)); + assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity)); + + tmpccer = TIMx->CCER; + /* Set or Reset the CC1P Bit */ + tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1P); + tmpccer |= TIM_OCPolarity; + /* Write to TIMx CCER register */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Configures the TIMx Channel 1N polarity. + * @param TIMx: where x can be 1, 15, 16 or 17 to select the TIM peripheral. + * @param TIM_OCNPolarity: specifies the OC1N Polarity + * This parmeter can be one of the following values: + * @arg TIM_OCNPolarity_High: Output Compare active high + * @arg TIM_OCNPolarity_Low: Output Compare active low + * @retval None + */ +void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity) +{ + uint16_t tmpccer = 0; + /* Check the parameters */ + assert_param(IS_TIM_LIST2_PERIPH(TIMx)); + assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity)); + + tmpccer = TIMx->CCER; + /* Set or Reset the CC1NP Bit */ + tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1NP); + tmpccer |= TIM_OCNPolarity; + /* Write to TIMx CCER register */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Configures the TIMx channel 2 polarity. + * @param TIMx: where x can be 1, 2, 3, or 15 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_OCPolarity: specifies the OC2 Polarity + * This parmeter can be one of the following values: + * @arg TIM_OCPolarity_High: Output Compare active high + * @arg TIM_OCPolarity_Low: Output Compare active low + * @retval None + */ +void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity) +{ + uint16_t tmpccer = 0; + + /* Check the parameters */ + assert_param(IS_TIM_LIST6_PERIPH(TIMx)); + assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity)); + + tmpccer = TIMx->CCER; + /* Set or Reset the CC2P Bit */ + tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2P); + tmpccer |= (uint16_t)(TIM_OCPolarity << 4); + /* Write to TIMx CCER register */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Configures the TIMx Channel 2N polarity. + * @param TIMx: where x can be 1 to select the TIM peripheral. + * @param TIM_OCNPolarity: specifies the OC2N Polarity + * This parmeter can be one of the following values: + * @arg TIM_OCNPolarity_High: Output Compare active high + * @arg TIM_OCNPolarity_Low: Output Compare active low + * @retval None + */ +void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity) +{ + uint16_t tmpccer = 0; + /* Check the parameters */ + assert_param(IS_TIM_LIST1_PERIPH(TIMx)); + assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity)); + + tmpccer = TIMx->CCER; + /* Set or Reset the CC2NP Bit */ + tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2NP); + tmpccer |= (uint16_t)(TIM_OCNPolarity << 4); + /* Write to TIMx CCER register */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Configures the TIMx channel 3 polarity. + * @param TIMx: where x can be 1, 2 or 3 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_OCPolarity: specifies the OC3 Polarity + * This parmeter can be one of the following values: + * @arg TIM_OCPolarity_High: Output Compare active high + * @arg TIM_OCPolarity_Low: Output Compare active low + * @retval None + */ +void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity) +{ + uint16_t tmpccer = 0; + + /* Check the parameters */ + assert_param(IS_TIM_LIST3_PERIPH(TIMx)); + assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity)); + + tmpccer = TIMx->CCER; + /* Set or Reset the CC3P Bit */ + tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3P); + tmpccer |= (uint16_t)(TIM_OCPolarity << 8); + /* Write to TIMx CCER register */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Configures the TIMx Channel 3N polarity. + * @param TIMx: where x can be 1 to select the TIM peripheral. + * @param TIM_OCNPolarity: specifies the OC3N Polarity + * This parmeter can be one of the following values: + * @arg TIM_OCNPolarity_High: Output Compare active high + * @arg TIM_OCNPolarity_Low: Output Compare active low + * @retval None + */ +void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity) +{ + uint16_t tmpccer = 0; + + /* Check the parameters */ + assert_param(IS_TIM_LIST1_PERIPH(TIMx)); + assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity)); + + tmpccer = TIMx->CCER; + /* Set or Reset the CC3NP Bit */ + tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3NP); + tmpccer |= (uint16_t)(TIM_OCNPolarity << 8); + /* Write to TIMx CCER register */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Configures the TIMx channel 4 polarity. + * @param TIMx: where x can be 1, 2 or 3 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_OCPolarity: specifies the OC4 Polarity + * This parmeter can be one of the following values: + * @arg TIM_OCPolarity_High: Output Compare active high + * @arg TIM_OCPolarity_Low: Output Compare active low + * @retval None + */ +void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity) +{ + uint16_t tmpccer = 0; + + /* Check the parameters */ + assert_param(IS_TIM_LIST3_PERIPH(TIMx)); + assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity)); + + tmpccer = TIMx->CCER; + /* Set or Reset the CC4P Bit */ + tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC4P); + tmpccer |= (uint16_t)(TIM_OCPolarity << 12); + /* Write to TIMx CCER register */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Selects the OCReference Clear source. + * @param TIMx: where x can be 1, 2 or 3 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_OCReferenceClear: specifies the OCReference Clear source. + * This parameter can be one of the following values: + * @arg TIM_OCReferenceClear_ETRF: The internal OCreference clear input is connected to ETRF. + * @arg TIM_OCReferenceClear_OCREFCLR: The internal OCreference clear input is connected to OCREF_CLR input. + * @retval None + */ +void TIM_SelectOCREFClear(TIM_TypeDef* TIMx, uint16_t TIM_OCReferenceClear) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST3_PERIPH(TIMx)); + assert_param(TIM_OCREFERENCECECLEAR_SOURCE(TIM_OCReferenceClear)); + + /* Set the TIM_OCReferenceClear source */ + TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_OCCS); + TIMx->SMCR |= TIM_OCReferenceClear; +} + +/** + * @brief Enables or disables the TIM Capture Compare Channel x. + * @param TIMx: where x can be 1, 2, 3, 14, 15, 16 or 17 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_Channel: specifies the TIM Channel + * This parameter can be one of the following values: + * @arg TIM_Channel_1: TIM Channel 1 + * @arg TIM_Channel_2: TIM Channel 2 + * @arg TIM_Channel_3: TIM Channel 3 + * @arg TIM_Channel_4: TIM Channel 4 + * @param TIM_CCx: specifies the TIM Channel CCxE bit new state. + * This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. + * @retval None + */ +void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx) +{ + uint16_t tmp = 0; + + /* Check the parameters */ + assert_param(IS_TIM_LIST4_PERIPH(TIMx)); + assert_param(IS_TIM_CCX(TIM_CCx)); + + tmp = CCER_CCE_SET << TIM_Channel; + + /* Reset the CCxE Bit */ + TIMx->CCER &= (uint16_t)~ tmp; + + /* Set or reset the CCxE Bit */ + TIMx->CCER |= (uint16_t)(TIM_CCx << TIM_Channel); +} + +/** + * @brief Enables or disables the TIM Capture Compare Channel xN. + * @param TIMx: where x can be 1, 15, 16 or 17 to select the TIM peripheral. + * @param TIM_Channel: specifies the TIM Channel + * This parmeter can be one of the following values: + * @arg TIM_Channel_1: TIM Channel 1 + * @arg TIM_Channel_2: TIM Channel 2 + * @arg TIM_Channel_3: TIM Channel 3 + * @param TIM_CCxN: specifies the TIM Channel CCxNE bit new state. + * This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. + * @retval None + */ +void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN) +{ + uint16_t tmp = 0; + + /* Check the parameters */ + assert_param(IS_TIM_LIST2_PERIPH(TIMx)); + assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel)); + assert_param(IS_TIM_CCXN(TIM_CCxN)); + + tmp = CCER_CCNE_SET << TIM_Channel; + + /* Reset the CCxNE Bit */ + TIMx->CCER &= (uint16_t) ~tmp; + + /* Set or reset the CCxNE Bit */ + TIMx->CCER |= (uint16_t)(TIM_CCxN << TIM_Channel); +} + +/** + * @brief Selects the TIM peripheral Commutation event. + * @param TIMx: where x can be 1, 15, 16 or 17 to select the TIMx peripheral + * @param NewState: new state of the Commutation event. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST2_PERIPH(TIMx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + if (NewState != DISABLE) + { + /* Set the COM Bit */ + TIMx->CR2 |= TIM_CR2_CCUS; + } + else + { + /* Reset the COM Bit */ + TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCUS); + } +} + +/** + * @} + */ + +/** @defgroup TIM_Group4 Input Capture management functions + * @brief Input Capture management functions + * +@verbatim + =============================================================================== + ##### Input Capture management functions ##### + =============================================================================== + + *** TIM Driver: how to use it in Input Capture Mode *** + =============================================================================== + [..] To use the Timer in Input Capture mode, the following steps are mandatory: + (#) Enable TIM clock using RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) + function. + (#) Configure the TIM pins by configuring the corresponding GPIO pins. + (#) Configure the Time base unit as described in the first part of this + driver, if needed, else the Timer will run with the default configuration: + (++) Autoreload value = 0xFFFF. + (++) Prescaler value = 0x0000. + (++) Counter mode = Up counting. + (++) Clock Division = TIM_CKD_DIV1. + (#) Fill the TIM_ICInitStruct with the desired parameters including: + (++) TIM Channel: TIM_Channel. + (++) TIM Input Capture polarity: TIM_ICPolarity. + (++) TIM Input Capture selection: TIM_ICSelection. + (++) TIM Input Capture Prescaler: TIM_ICPrescaler. + (++) TIM Input CApture filter value: TIM_ICFilter. + (#) Call TIM_ICInit(TIMx, &TIM_ICInitStruct) to configure the desired + channel with the corresponding configuration and to measure only + frequency or duty cycle of the input signal,or, Call + TIM_PWMIConfig(TIMx, &TIM_ICInitStruct) to configure the desired + channels with the corresponding configuration and to measure the + frequency and the duty cycle of the input signal. + (#) Enable the NVIC or the DMA to read the measured frequency. + (#) Enable the corresponding interrupt (or DMA request) to read + the Captured value, using the function TIM_ITConfig(TIMx, TIM_IT_CCx) + (or TIM_DMA_Cmd(TIMx, TIM_DMA_CCx)). + (#) Call the TIM_Cmd(ENABLE) function to enable the TIM counter. + (#) Use TIM_GetCapturex(TIMx); to read the captured value. + [..] + (@) All other functions can be used separately to modify, if needed, + a specific feature of the Timer. + +@endverbatim + * @{ + */ + +/** + * @brief Initializes the TIM peripheral according to the specified + * parameters in the TIM_ICInitStruct. + * @param TIMx: where x can be 1, 2, 3, 14, 15, 16 or 17 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure + * that contains the configuration information for the specified TIM + * peripheral. + * @retval None + */ +void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST4_PERIPH(TIMx)); + assert_param(IS_TIM_CHANNEL(TIM_ICInitStruct->TIM_Channel)); + assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection)); + assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler)); + assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter)); + assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity)); + + if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1) + { + assert_param(IS_TIM_LIST4_PERIPH(TIMx)); + /* TI1 Configuration */ + TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, + TIM_ICInitStruct->TIM_ICSelection, + TIM_ICInitStruct->TIM_ICFilter); + /* Set the Input Capture Prescaler value */ + TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler); + } + else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2) + { + assert_param(IS_TIM_LIST6_PERIPH(TIMx)); + /* TI2 Configuration */ + TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, + TIM_ICInitStruct->TIM_ICSelection, + TIM_ICInitStruct->TIM_ICFilter); + /* Set the Input Capture Prescaler value */ + TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler); + } + else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3) + { + assert_param(IS_TIM_LIST3_PERIPH(TIMx)); + /* TI3 Configuration */ + TI3_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, + TIM_ICInitStruct->TIM_ICSelection, + TIM_ICInitStruct->TIM_ICFilter); + /* Set the Input Capture Prescaler value */ + TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler); + } + else + { + assert_param(IS_TIM_LIST3_PERIPH(TIMx)); + /* TI4 Configuration */ + TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, + TIM_ICInitStruct->TIM_ICSelection, + TIM_ICInitStruct->TIM_ICFilter); + /* Set the Input Capture Prescaler value */ + TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler); + } +} + +/** + * @brief Fills each TIM_ICInitStruct member with its default value. + * @param TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will + * be initialized. + * @retval None + */ +void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct) +{ + /* Set the default configuration */ + TIM_ICInitStruct->TIM_Channel = TIM_Channel_1; + TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising; + TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI; + TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1; + TIM_ICInitStruct->TIM_ICFilter = 0x00; +} + +/** + * @brief Configures the TIM peripheral according to the specified + * parameters in the TIM_ICInitStruct to measure an external PWM signal. + * @param TIMx: where x can be 1, 2, 3 or 15 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure + * that contains the configuration information for the specified TIM + * peripheral. + * @retval None + */ +void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct) +{ + uint16_t icoppositepolarity = TIM_ICPolarity_Rising; + uint16_t icoppositeselection = TIM_ICSelection_DirectTI; + /* Check the parameters */ + assert_param(IS_TIM_LIST6_PERIPH(TIMx)); + /* Select the Opposite Input Polarity */ + if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising) + { + icoppositepolarity = TIM_ICPolarity_Falling; + } + else + { + icoppositepolarity = TIM_ICPolarity_Rising; + } + /* Select the Opposite Input */ + if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI) + { + icoppositeselection = TIM_ICSelection_IndirectTI; + } + else + { + icoppositeselection = TIM_ICSelection_DirectTI; + } + if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1) + { + /* TI1 Configuration */ + TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection, + TIM_ICInitStruct->TIM_ICFilter); + /* Set the Input Capture Prescaler value */ + TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler); + /* TI2 Configuration */ + TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter); + /* Set the Input Capture Prescaler value */ + TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler); + } + else + { + /* TI2 Configuration */ + TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection, + TIM_ICInitStruct->TIM_ICFilter); + /* Set the Input Capture Prescaler value */ + TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler); + /* TI1 Configuration */ + TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter); + /* Set the Input Capture Prescaler value */ + TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler); + } +} + +/** + * @brief Gets the TIMx Input Capture 1 value. + * @param TIMx: where x can be 1, 2, 3, 14, 15, 16 or 17 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @retval Capture Compare 1 Register value. + */ +uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST4_PERIPH(TIMx)); + + /* Get the Capture 1 Register value */ + return TIMx->CCR1; +} + +/** + * @brief Gets the TIMx Input Capture 2 value. + * @param TIMx: where x can be 1, 2, 3 or 15 to select the TIM peripheral. + * @retval Capture Compare 2 Register value. + */ +uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST6_PERIPH(TIMx)); + + /* Get the Capture 2 Register value */ + return TIMx->CCR2; +} + +/** + * @brief Gets the TIMx Input Capture 3 value. + * @param TIMx: where x can be 1, 2 or 3 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @retval Capture Compare 3 Register value. + */ +uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST3_PERIPH(TIMx)); + + /* Get the Capture 3 Register value */ + return TIMx->CCR3; +} + +/** + * @brief Gets the TIMx Input Capture 4 value. + * @param TIMx: where x can be 1, 2 or 3 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @retval Capture Compare 4 Register value. + */ +uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST3_PERIPH(TIMx)); + + /* Get the Capture 4 Register value */ + return TIMx->CCR4; +} + +/** + * @brief Sets the TIMx Input Capture 1 prescaler. + * @param TIMx: where x can be 1, 2, 3, 14, 15, 16 or 17 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_ICPSC: specifies the Input Capture1 prescaler new value. + * This parameter can be one of the following values: + * @arg TIM_ICPSC_DIV1: no prescaler + * @arg TIM_ICPSC_DIV2: capture is done once every 2 events + * @arg TIM_ICPSC_DIV4: capture is done once every 4 events + * @arg TIM_ICPSC_DIV8: capture is done once every 8 events + * @retval None + */ +void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST4_PERIPH(TIMx)); + assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC)); + + /* Reset the IC1PSC Bits */ + TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC); + /* Set the IC1PSC value */ + TIMx->CCMR1 |= TIM_ICPSC; +} + +/** + * @brief Sets the TIMx Input Capture 2 prescaler. + * @param TIMx: where x can be 1, 2, 3 or 15 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_ICPSC: specifies the Input Capture2 prescaler new value. + * This parameter can be one of the following values: + * @arg TIM_ICPSC_DIV1: no prescaler + * @arg TIM_ICPSC_DIV2: capture is done once every 2 events + * @arg TIM_ICPSC_DIV4: capture is done once every 4 events + * @arg TIM_ICPSC_DIV8: capture is done once every 8 events + * @retval None + */ +void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST6_PERIPH(TIMx)); + assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC)); + + /* Reset the IC2PSC Bits */ + TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC); + /* Set the IC2PSC value */ + TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8); +} + +/** + * @brief Sets the TIMx Input Capture 3 prescaler. + * @param TIMx: where x can be 1, 2 or 3 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_ICPSC: specifies the Input Capture3 prescaler new value. + * This parameter can be one of the following values: + * @arg TIM_ICPSC_DIV1: no prescaler + * @arg TIM_ICPSC_DIV2: capture is done once every 2 events + * @arg TIM_ICPSC_DIV4: capture is done once every 4 events + * @arg TIM_ICPSC_DIV8: capture is done once every 8 events + * @retval None + */ +void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST3_PERIPH(TIMx)); + assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC)); + + /* Reset the IC3PSC Bits */ + TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC3PSC); + /* Set the IC3PSC value */ + TIMx->CCMR2 |= TIM_ICPSC; +} + +/** + * @brief Sets the TIMx Input Capture 4 prescaler. + * @param TIMx: where x can be 1, 2 or 3 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_ICPSC: specifies the Input Capture4 prescaler new value. + * This parameter can be one of the following values: + * @arg TIM_ICPSC_DIV1: no prescaler + * @arg TIM_ICPSC_DIV2: capture is done once every 2 events + * @arg TIM_ICPSC_DIV4: capture is done once every 4 events + * @arg TIM_ICPSC_DIV8: capture is done once every 8 events + * @retval None + */ +void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST3_PERIPH(TIMx)); + assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC)); + + /* Reset the IC4PSC Bits */ + TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC4PSC); + /* Set the IC4PSC value */ + TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8); +} + +/** + * @} + */ + +/** @defgroup TIM_Group5 Interrupts DMA and flags management functions + * @brief Interrupts, DMA and flags management functions + * +@verbatim + =============================================================================== + ##### Interrupts, DMA and flags management functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Enables or disables the specified TIM interrupts. + * @param TIMx: where x can be 1, 2, 3, 6, 7, 14, 15, 16 or 17 to select the TIMx peripheral. + * @note TIM7 is applicable only for STM32F072 devices + * @note TIM6 is not applivable for STM32F031 devices. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_IT: specifies the TIM interrupts sources to be enabled or disabled. + * This parameter can be any combination of the following values: + * @arg TIM_IT_Update: TIM update Interrupt source + * @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source + * @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source + * @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source + * @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source + * @arg TIM_IT_COM: TIM Commutation Interrupt source + * @arg TIM_IT_Trigger: TIM Trigger Interrupt source + * @arg TIM_IT_Break: TIM Break Interrupt source + * + * @note TIM6 and TIM7 can only generate an update interrupt. + * @note TIM15 can have only TIM_IT_Update, TIM_IT_CC1,TIM_IT_CC2 or TIM_IT_Trigger. + * @note TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1. + * @note TIM_IT_Break is used only with TIM1 and TIM15. + * @note TIM_IT_COM is used only with TIM1, TIM15, TIM16 and TIM17. + * + * @param NewState: new state of the TIM interrupts. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_TIM_ALL_PERIPH(TIMx)); + assert_param(IS_TIM_IT(TIM_IT)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the Interrupt sources */ + TIMx->DIER |= TIM_IT; + } + else + { + /* Disable the Interrupt sources */ + TIMx->DIER &= (uint16_t)~TIM_IT; + } +} + +/** + * @brief Configures the TIMx event to be generate by software. + * @param TIMx: where x can be 1, 2, 3, 6, 7, 14, 15, 16 or 17 to select the + * TIM peripheral. + * @note TIM7 is applicable only for STM32F072 devices + * @note TIM6 is not applivable for STM32F031 devices. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_EventSource: specifies the event source. + * This parameter can be one or more of the following values: + * @arg TIM_EventSource_Update: Timer update Event source + * @arg TIM_EventSource_CC1: Timer Capture Compare 1 Event source + * @arg TIM_EventSource_CC2: Timer Capture Compare 2 Event source + * @arg TIM_EventSource_CC3: Timer Capture Compare 3 Event source + * @arg TIM_EventSource_CC4: Timer Capture Compare 4 Event source + * @arg TIM_EventSource_COM: Timer COM event source + * @arg TIM_EventSource_Trigger: Timer Trigger Event source + * @arg TIM_EventSource_Break: Timer Break event source + * + * @note TIM6 and TIM7 can only generate an update event. + * @note TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1. + * + * @retval None + */ +void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource) +{ + /* Check the parameters */ + assert_param(IS_TIM_ALL_PERIPH(TIMx)); + assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource)); + /* Set the event sources */ + TIMx->EGR = TIM_EventSource; +} + +/** + * @brief Checks whether the specified TIM flag is set or not. + * @param TIMx: where x can be 1, 2, 3, 6, 7, 14, 15, 16 or 17 to select the TIM peripheral. + * @note TIM7 is applicable only for STM32F072 devices + * @note TIM6 is not applivable for STM32F031 devices. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_FLAG: specifies the flag to check. + * This parameter can be one of the following values: + * @arg TIM_FLAG_Update: TIM update Flag + * @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag + * @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag + * @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag + * @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag + * @arg TIM_FLAG_COM: TIM Commutation Flag + * @arg TIM_FLAG_Trigger: TIM Trigger Flag + * @arg TIM_FLAG_Break: TIM Break Flag + * @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag + * @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag + * @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag + * @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag + * + * @note TIM6 and TIM7 can have only one update flag. + * @note TIM15 can have only TIM_FLAG_Update, TIM_FLAG_CC1, TIM_FLAG_CC2 or TIM_FLAG_Trigger. + * @note TIM14, TIM16 and TIM17 can have TIM_FLAG_Update or TIM_FLAG_CC1. + * @note TIM_FLAG_Break is used only with TIM1 and TIM15. + * @note TIM_FLAG_COM is used only with TIM1 TIM15, TIM16 and TIM17. + * + * @retval The new state of TIM_FLAG (SET or RESET). + */ +FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG) +{ + ITStatus bitstatus = RESET; + + /* Check the parameters */ + assert_param(IS_TIM_ALL_PERIPH(TIMx)); + assert_param(IS_TIM_GET_FLAG(TIM_FLAG)); + + if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET) + { + bitstatus = SET; + } + else + { + bitstatus = RESET; + } + return bitstatus; +} + +/** + * @brief Clears the TIMx's pending flags. + * @param TIMx: where x can be 1, 2, 3, 6, 7, 14, 15, 16 or 17 to select the TIM peripheral. + * @note TIM7 is applicable only for STM32F072 devices + * @note TIM6 is not applivable for STM32F031 devices. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_FLAG: specifies the flag bit to clear. + * This parameter can be any combination of the following values: + * @arg TIM_FLAG_Update: TIM update Flag + * @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag + * @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag + * @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag + * @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag + * @arg TIM_FLAG_COM: TIM Commutation Flag + * @arg TIM_FLAG_Trigger: TIM Trigger Flag + * @arg TIM_FLAG_Break: TIM Break Flag + * @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag + * @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag + * @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag + * @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag + * + * @note TIM6 and TIM7 can have only one update flag. + * @note TIM15 can have only TIM_FLAG_Update, TIM_FLAG_CC1,TIM_FLAG_CC2 or + * TIM_FLAG_Trigger. + * @note TIM14, TIM16 and TIM17 can have TIM_FLAG_Update or TIM_FLAG_CC1. + * @note TIM_FLAG_Break is used only with TIM1 and TIM15. + * @note TIM_FLAG_COM is used only with TIM1, TIM15, TIM16 and TIM17. + * + * @retval None + */ +void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG) +{ + /* Check the parameters */ + assert_param(IS_TIM_ALL_PERIPH(TIMx)); + assert_param(IS_TIM_CLEAR_FLAG(TIM_FLAG)); + + /* Clear the flags */ + TIMx->SR = (uint16_t)~TIM_FLAG; +} + +/** + * @brief Checks whether the TIM interrupt has occurred or not. + * @param TIMx: where x can be 1, 2, 3, 6, 7, 14, 15, 16 or 17 to select the TIM peripheral. + * @note TIM7 is applicable only for STM32F072 devices + * @note TIM6 is not applivable for STM32F031 devices. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_IT: specifies the TIM interrupt source to check. + * This parameter can be one of the following values: + * @arg TIM_IT_Update: TIM update Interrupt source + * @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source + * @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source + * @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source + * @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source + * @arg TIM_IT_COM: TIM Commutation Interrupt source + * @arg TIM_IT_Trigger: TIM Trigger Interrupt source + * @arg TIM_IT_Break: TIM Break Interrupt source + * + * @note TIM6 and TIM7 can generate only an update interrupt. + * @note TIM15 can have only TIM_IT_Update, TIM_IT_CC1, TIM_IT_CC2 or TIM_IT_Trigger. + * @note TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1. + * @note TIM_IT_Break is used only with TIM1 and TIM15. + * @note TIM_IT_COM is used only with TIM1, TIM15, TIM16 and TIM17. + * + * @retval The new state of the TIM_IT(SET or RESET). + */ +ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT) +{ + ITStatus bitstatus = RESET; + uint16_t itstatus = 0x0, itenable = 0x0; + + /* Check the parameters */ + assert_param(IS_TIM_ALL_PERIPH(TIMx)); + assert_param(IS_TIM_GET_IT(TIM_IT)); + + itstatus = TIMx->SR & TIM_IT; + + itenable = TIMx->DIER & TIM_IT; + if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET)) + { + bitstatus = SET; + } + else + { + bitstatus = RESET; + } + return bitstatus; +} + +/** + * @brief Clears the TIMx's interrupt pending bits. + * @param TIMx: where x can be 1, 2, 3, 6, 7, 14, 15, 16 or 17 to select the TIM peripheral. + * @note TIM7 is applicable only for STM32F072 devices + * @note TIM6 is not applivable for STM32F031 devices. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_IT: specifies the pending bit to clear. + * This parameter can be any combination of the following values: + * @arg TIM_IT_Update: TIM1 update Interrupt source + * @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source + * @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source + * @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source + * @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source + * @arg TIM_IT_COM: TIM Commutation Interrupt source + * @arg TIM_IT_Trigger: TIM Trigger Interrupt source + * @arg TIM_IT_Break: TIM Break Interrupt source + * + * @note TIM6 and TIM7 can generate only an update interrupt. + * @note TIM15 can have only TIM_IT_Update, TIM_IT_CC1, TIM_IT_CC2 or TIM_IT_Trigger. + * @note TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1. + * @note TIM_IT_Break is used only with TIM1 and TIM15. + * @note TIM_IT_COM is used only with TIM1, TIM15, TIM16 and TIM17. + * + * @retval None + */ +void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT) +{ + /* Check the parameters */ + assert_param(IS_TIM_ALL_PERIPH(TIMx)); + assert_param(IS_TIM_IT(TIM_IT)); + + /* Clear the IT pending Bit */ + TIMx->SR = (uint16_t)~TIM_IT; +} + +/** + * @brief Configures the TIMx's DMA interface. + * @param TIMx: where x can be 1, 2, 3, 15, 16 or 17 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_DMABase: DMA Base address. + * This parameter can be one of the following values: + * @arg TIM_DMABase_CR1 + * @arg TIM_DMABase_CR2 + * @arg TIM_DMABase_SMCR + * @arg TIM_DMABase_DIER + * @arg TIM_DMABase_SR + * @arg TIM_DMABase_EGR + * @arg TIM_DMABase_CCMR1 + * @arg TIM_DMABase_CCMR2 + * @arg TIM_DMABase_CCER + * @arg TIM_DMABase_CNT + * @arg TIM_DMABase_PSC + * @arg TIM_DMABase_ARR + * @arg TIM_DMABase_CCR1 + * @arg TIM_DMABase_CCR2 + * @arg TIM_DMABase_CCR3 + * @arg TIM_DMABase_CCR4 + * @arg TIM_DMABase_DCR + * @arg TIM_DMABase_OR + * @param TIM_DMABurstLength: DMA Burst length. This parameter can be one value + * between: TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers. + * @retval None + */ +void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST4_PERIPH(TIMx)); + assert_param(IS_TIM_DMA_BASE(TIM_DMABase)); + assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength)); + /* Set the DMA Base and the DMA Burst Length */ + TIMx->DCR = TIM_DMABase | TIM_DMABurstLength; +} + +/** + * @brief Enables or disables the TIMx's DMA Requests. + * @param TIMx: where x can be 1, 2, 3, 6, 7, 15, 16 or 17 to select the TIM peripheral. + * @note TIM7 is applicable only for STM32F072 devices + * @note TIM6 is not applivable for STM32F031 devices. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_DMASource: specifies the DMA Request sources. + * This parameter can be any combination of the following values: + * @arg TIM_DMA_Update: TIM update Interrupt source + * @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source + * @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source + * @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source + * @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source + * @arg TIM_DMA_COM: TIM Commutation DMA source + * @arg TIM_DMA_Trigger: TIM Trigger DMA source + * @param NewState: new state of the DMA Request sources. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST10_PERIPH(TIMx)); + assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the DMA sources */ + TIMx->DIER |= TIM_DMASource; + } + else + { + /* Disable the DMA sources */ + TIMx->DIER &= (uint16_t)~TIM_DMASource; + } +} + +/** + * @brief Selects the TIMx peripheral Capture Compare DMA source. + * @param TIMx: where x can be 1, 2, 3, 15, 16 or 17 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param NewState: new state of the Capture Compare DMA source + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST5_PERIPH(TIMx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Set the CCDS Bit */ + TIMx->CR2 |= TIM_CR2_CCDS; + } + else + { + /* Reset the CCDS Bit */ + TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCDS); + } +} + +/** + * @} + */ + +/** @defgroup TIM_Group6 Clocks management functions + * @brief Clocks management functions + * +@verbatim + =============================================================================== + ##### Clocks management functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Configures the TIMx internal Clock + * @param TIMx: where x can be 1, 2, 3, or 15 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @retval None + */ +void TIM_InternalClockConfig(TIM_TypeDef* TIMx) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST6_PERIPH(TIMx)); + /* Disable slave mode to clock the prescaler directly with the internal clock */ + TIMx->SMCR &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS)); +} + +/** + * @brief Configures the TIMx Internal Trigger as External Clock + * @param TIMx: where x can be 1, 2, 3, or 15 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_ITRSource: Trigger source. + * This parameter can be one of the following values: + * @arg TIM_TS_ITR0: Internal Trigger 0 + * @arg TIM_TS_ITR1: Internal Trigger 1 + * @arg TIM_TS_ITR2: Internal Trigger 2 + * @arg TIM_TS_ITR3: Internal Trigger 3 + * @retval None + */ +void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST6_PERIPH(TIMx)); + assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource)); + /* Select the Internal Trigger */ + TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource); + /* Select the External clock mode1 */ + TIMx->SMCR |= TIM_SlaveMode_External1; +} + +/** + * @brief Configures the TIMx Trigger as External Clock + * @param TIMx: where x can be 1, 2, 3, or 15 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_TIxExternalCLKSource: Trigger source. + * This parameter can be one of the following values: + * @arg TIM_TIxExternalCLK1Source_TI1ED: TI1 Edge Detector + * @arg TIM_TIxExternalCLK1Source_TI1: Filtered Timer Input 1 + * @arg TIM_TIxExternalCLK1Source_TI2: Filtered Timer Input 2 + * @param TIM_ICPolarity: specifies the TIx Polarity. + * This parameter can be one of the following values: + * @arg TIM_ICPolarity_Rising + * @arg TIM_ICPolarity_Falling + * @param ICFilter: specifies the filter value. + * This parameter must be a value between 0x0 and 0xF. + * @retval None + */ +void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource, + uint16_t TIM_ICPolarity, uint16_t ICFilter) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST6_PERIPH(TIMx)); + assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity)); + assert_param(IS_TIM_IC_FILTER(ICFilter)); + + /* Configure the Timer Input Clock Source */ + if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2) + { + TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter); + } + else + { + TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter); + } + /* Select the Trigger source */ + TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource); + /* Select the External clock mode1 */ + TIMx->SMCR |= TIM_SlaveMode_External1; +} + +/** + * @brief Configures the External clock Mode1 + * @param TIMx: where x can be 1, 2 or 3 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_ExtTRGPrescaler: The external Trigger Prescaler. + * This parameter can be one of the following values: + * @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF. + * @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2. + * @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4. + * @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8. + * @param TIM_ExtTRGPolarity: The external Trigger Polarity. + * This parameter can be one of the following values: + * @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active. + * @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active. + * @param ExtTRGFilter: External Trigger Filter. + * This parameter must be a value between 0x00 and 0x0F + * @retval None + */ +void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, + uint16_t ExtTRGFilter) +{ + uint16_t tmpsmcr = 0; + + /* Check the parameters */ + assert_param(IS_TIM_LIST3_PERIPH(TIMx)); + assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler)); + assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity)); + assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter)); + + /* Configure the ETR Clock source */ + TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter); + + /* Get the TIMx SMCR register value */ + tmpsmcr = TIMx->SMCR; + /* Reset the SMS Bits */ + tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS)); + /* Select the External clock mode1 */ + tmpsmcr |= TIM_SlaveMode_External1; + /* Select the Trigger selection : ETRF */ + tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS)); + tmpsmcr |= TIM_TS_ETRF; + /* Write to TIMx SMCR */ + TIMx->SMCR = tmpsmcr; +} + +/** + * @brief Configures the External clock Mode2 + * @param TIMx: where x can be 1, 2 or 3 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_ExtTRGPrescaler: The external Trigger Prescaler. + * This parameter can be one of the following values: + * @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF. + * @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2. + * @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4. + * @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8. + * @param TIM_ExtTRGPolarity: The external Trigger Polarity. + * This parameter can be one of the following values: + * @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active. + * @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active. + * @param ExtTRGFilter: External Trigger Filter. + * This parameter must be a value between 0x00 and 0x0F + * @retval None + */ +void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, + uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST3_PERIPH(TIMx)); + assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler)); + assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity)); + assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter)); + + /* Configure the ETR Clock source */ + TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter); + /* Enable the External clock mode2 */ + TIMx->SMCR |= TIM_SMCR_ECE; +} + +/** + * @} + */ + +/** @defgroup TIM_Group7 Synchronization management functions + * @brief Synchronization management functions + * +@verbatim + =============================================================================== + ##### Synchronization management functions ##### + =============================================================================== + *** TIM Driver: how to use it in synchronization Mode *** + =============================================================================== + [..] Case of two/several Timers + (#) Configure the Master Timers using the following functions: + (++) void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, + uint16_t TIM_TRGOSource). + (++) void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, + uint16_t TIM_MasterSlaveMode); + (#) Configure the Slave Timers using the following functions: + (++) void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, + uint16_t TIM_InputTriggerSource); + (++) void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode); + [..] Case of Timers and external trigger(ETR pin) + (#) Configure the Etrenal trigger using this function: + (++) void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, + uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter); + (#) Configure the Slave Timers using the following functions: + (++) void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, + uint16_t TIM_InputTriggerSource); + (++) void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode); + +@endverbatim + * @{ + */ +/** + * @brief Selects the Input Trigger source + * @param TIMx: where x can be 1, 2, 3 or 15 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_InputTriggerSource: The Input Trigger source. + * This parameter can be one of the following values: + * @arg TIM_TS_ITR0: Internal Trigger 0 + * @arg TIM_TS_ITR1: Internal Trigger 1 + * @arg TIM_TS_ITR2: Internal Trigger 2 + * @arg TIM_TS_ITR3: Internal Trigger 3 + * @arg TIM_TS_TI1F_ED: TI1 Edge Detector + * @arg TIM_TS_TI1FP1: Filtered Timer Input 1 + * @arg TIM_TS_TI2FP2: Filtered Timer Input 2 + * @arg TIM_TS_ETRF: External Trigger input + * @retval None + */ +void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource) +{ + uint16_t tmpsmcr = 0; + + /* Check the parameters */ + assert_param(IS_TIM_LIST6_PERIPH(TIMx)); + assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource)); + + /* Get the TIMx SMCR register value */ + tmpsmcr = TIMx->SMCR; + /* Reset the TS Bits */ + tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS)); + /* Set the Input Trigger source */ + tmpsmcr |= TIM_InputTriggerSource; + /* Write to TIMx SMCR */ + TIMx->SMCR = tmpsmcr; +} + +/** + * @brief Selects the TIMx Trigger Output Mode. + * @param TIMx: where x can be 1, 2, 3, 6, 7, or 15 to select the TIM peripheral. + * @note TIM7 is applicable only for STM32F072 devices + * @note TIM6 is not applivable for STM32F031 devices. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_TRGOSource: specifies the Trigger Output source. + * This parameter can be one of the following values: + * + * - For all TIMx + * @arg TIM_TRGOSource_Reset: The UG bit in the TIM_EGR register is used as the trigger output (TRGO). + * @arg TIM_TRGOSource_Enable: The Counter Enable CEN is used as the trigger output (TRGO). + * @arg TIM_TRGOSource_Update: The update event is selected as the trigger output (TRGO). + * + * - For all TIMx except TIM6 and TIM7 + * @arg TIM_TRGOSource_OC1: The trigger output sends a positive pulse when the CC1IF flag + * is to be set, as soon as a capture or compare match occurs (TRGO). + * @arg TIM_TRGOSource_OC1Ref: OC1REF signal is used as the trigger output (TRGO). + * @arg TIM_TRGOSource_OC2Ref: OC2REF signal is used as the trigger output (TRGO). + * @arg TIM_TRGOSource_OC3Ref: OC3REF signal is used as the trigger output (TRGO). + * @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output (TRGO). + * + * @retval None + */ +void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST9_PERIPH(TIMx)); + assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource)); + + /* Reset the MMS Bits */ + TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_MMS); + /* Select the TRGO source */ + TIMx->CR2 |= TIM_TRGOSource; +} + +/** + * @brief Selects the TIMx Slave Mode. + * @param TIMx: where x can be 1, 2, 3 or 15 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_SlaveMode: specifies the Timer Slave Mode. + * This parameter can be one of the following values: + * @arg TIM_SlaveMode_Reset: Rising edge of the selected trigger signal (TRGI) re-initializes + * the counter and triggers an update of the registers. + * @arg TIM_SlaveMode_Gated: The counter clock is enabled when the trigger signal (TRGI) is high. + * @arg TIM_SlaveMode_Trigger: The counter starts at a rising edge of the trigger TRGI. + * @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter. + * @retval None + */ +void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST6_PERIPH(TIMx)); + assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode)); + + /* Reset the SMS Bits */ + TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_SMS); + /* Select the Slave Mode */ + TIMx->SMCR |= TIM_SlaveMode; +} + +/** + * @brief Sets or Resets the TIMx Master/Slave Mode. + * @param TIMx: where x can be 1, 2, 3, or 15 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_MasterSlaveMode: specifies the Timer Master Slave Mode. + * This parameter can be one of the following values: + * @arg TIM_MasterSlaveMode_Enable: synchronization between the current timer + * and its slaves (through TRGO). + * @arg TIM_MasterSlaveMode_Disable: No action + * @retval None + */ +void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST6_PERIPH(TIMx)); + assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode)); + + /* Reset the MSM Bit */ + TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_MSM); + + /* Set or Reset the MSM Bit */ + TIMx->SMCR |= TIM_MasterSlaveMode; +} + +/** + * @brief Configures the TIMx External Trigger (ETR). + * @param TIMx: where x can be 1, 2 or 3 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_ExtTRGPrescaler: The external Trigger Prescaler. + * This parameter can be one of the following values: + * @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF. + * @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2. + * @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4. + * @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8. + * @param TIM_ExtTRGPolarity: The external Trigger Polarity. + * This parameter can be one of the following values: + * @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active. + * @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active. + * @param ExtTRGFilter: External Trigger Filter. + * This parameter must be a value between 0x00 and 0x0F + * @retval None + */ +void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, + uint16_t ExtTRGFilter) +{ + uint16_t tmpsmcr = 0; + + /* Check the parameters */ + assert_param(IS_TIM_LIST3_PERIPH(TIMx)); + assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler)); + assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity)); + assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter)); + + tmpsmcr = TIMx->SMCR; + /* Reset the ETR Bits */ + tmpsmcr &= SMCR_ETR_MASK; + /* Set the Prescaler, the Filter value and the Polarity */ + tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8))); + /* Write to TIMx SMCR */ + TIMx->SMCR = tmpsmcr; +} + +/** + * @} + */ + +/** @defgroup TIM_Group8 Specific interface management functions + * @brief Specific interface management functions + * +@verbatim + =============================================================================== + ##### Specific interface management functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Configures the TIMx Encoder Interface. + * @param TIMx: where x can be 1, 2 or 3 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_EncoderMode: specifies the TIMx Encoder Mode. + * This parameter can be one of the following values: + * @arg TIM_EncoderMode_TI1: Counter counts on TI1FP1 edge depending on TI2FP2 level. + * @arg TIM_EncoderMode_TI2: Counter counts on TI2FP2 edge depending on TI1FP1 level. + * @arg TIM_EncoderMode_TI12: Counter counts on both TI1FP1 and TI2FP2 edges depending + * on the level of the other input. + * @param TIM_IC1Polarity: specifies the IC1 Polarity + * This parmeter can be one of the following values: + * @arg TIM_ICPolarity_Falling: IC Falling edge. + * @arg TIM_ICPolarity_Rising: IC Rising edge. + * @param TIM_IC2Polarity: specifies the IC2 Polarity + * This parmeter can be one of the following values: + * @arg TIM_ICPolarity_Falling: IC Falling edge. + * @arg TIM_ICPolarity_Rising: IC Rising edge. + * @retval None + */ +void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode, + uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity) +{ + uint16_t tmpsmcr = 0; + uint16_t tmpccmr1 = 0; + uint16_t tmpccer = 0; + + /* Check the parameters */ + assert_param(IS_TIM_LIST3_PERIPH(TIMx)); + assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode)); + assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity)); + assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity)); + + /* Get the TIMx SMCR register value */ + tmpsmcr = TIMx->SMCR; + /* Get the TIMx CCMR1 register value */ + tmpccmr1 = TIMx->CCMR1; + /* Get the TIMx CCER register value */ + tmpccer = TIMx->CCER; + /* Set the encoder Mode */ + tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS)); + tmpsmcr |= TIM_EncoderMode; + /* Select the Capture Compare 1 and the Capture Compare 2 as input */ + tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S))); + tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0; + /* Set the TI1 and the TI2 Polarities */ + tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP)) & (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP)); + tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4)); + /* Write to TIMx SMCR */ + TIMx->SMCR = tmpsmcr; + /* Write to TIMx CCMR1 */ + TIMx->CCMR1 = tmpccmr1; + /* Write to TIMx CCER */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Enables or disables the TIMx's Hall sensor interface. + * @param TIMx: where x can be 1, 2 or 3 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param NewState: new state of the TIMx Hall sensor interface. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST3_PERIPH(TIMx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Set the TI1S Bit */ + TIMx->CR2 |= TIM_CR2_TI1S; + } + else + { + /* Reset the TI1S Bit */ + TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_TI1S); + } +} + +/** + * @} + */ + +/** @defgroup TIM_Group9 Specific remapping management function + * @brief Specific remapping management function + * +@verbatim + =============================================================================== + ##### Specific remapping management function ##### + =============================================================================== + +@endverbatim + * @{ + */ +/** + * @brief Configures the TIM14 Remapping input Capabilities. + * @param TIMx: where x can be 14 to select the TIM peripheral. + * @param TIM_Remap: specifies the TIM input reampping source. + * This parameter can be one of the following values: + * @arg TIM14_GPIO: TIM14 Channel 1 is connected to GPIO. + * @arg TIM14_RTC_CLK: TIM14 Channel 1 is connected to RTC input clock. + * RTC input clock can be LSE, LSI or HSE/div128. + * @arg TIM14_HSE_DIV32: TIM14 Channel 1 is connected to HSE/32 clock. + * @arg TIM14_MCO: TIM14 Channel 1 is connected to MCO clock. + * MCO clock can be HSI14, SYSCLK, HSI, HSE or PLL/2. + * @retval None + */ +void TIM_RemapConfig(TIM_TypeDef* TIMx, uint16_t TIM_Remap) +{ + /* Check the parameters */ + assert_param(IS_TIM_LIST11_PERIPH(TIMx)); + assert_param(IS_TIM_REMAP(TIM_Remap)); + + /* Set the Timer remapping configuration */ + TIMx->OR = TIM_Remap; +} + +/** + * @} + */ + +/** + * @brief Configure the TI1 as Input. + * @param TIMx: where x can be 1, 2, 3, 14, 15, 16 or 17 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_ICPolarity: The Input Polarity. + * This parameter can be one of the following values: + * @arg TIM_ICPolarity_Rising + * @arg TIM_ICPolarity_Falling + * @param TIM_ICSelection: specifies the input to be used. + * This parameter can be one of the following values: + * @arg TIM_ICSelection_DirectTI: TIM Input 1 is selected to be connected to IC1. + * @arg TIM_ICSelection_IndirectTI: TIM Input 1 is selected to be connected to IC2. + * @arg TIM_ICSelection_TRC: TIM Input 1 is selected to be connected to TRC. + * @param TIM_ICFilter: Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + */ +static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, + uint16_t TIM_ICFilter) +{ + uint16_t tmpccmr1 = 0, tmpccer = 0; + /* Disable the Channel 1: Reset the CC1E Bit */ + TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E); + tmpccmr1 = TIMx->CCMR1; + tmpccer = TIMx->CCER; + /* Select the Input and set the filter */ + tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F))); + tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4)); + + /* Select the Polarity and set the CC1E Bit */ + tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP)); + tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E); + /* Write to TIMx CCMR1 and CCER registers */ + TIMx->CCMR1 = tmpccmr1; + TIMx->CCER = tmpccer; +} + +/** + * @brief Configure the TI2 as Input. + * @param TIMx: where x can be 1, 2, 3, or 15 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_ICPolarity: The Input Polarity. + * This parameter can be one of the following values: + * @arg TIM_ICPolarity_Rising + * @arg TIM_ICPolarity_Falling + * @param TIM_ICSelection: specifies the input to be used. + * This parameter can be one of the following values: + * @arg TIM_ICSelection_DirectTI: TIM Input 2 is selected to be connected to IC2. + * @arg TIM_ICSelection_IndirectTI: TIM Input 2 is selected to be connected to IC1. + * @arg TIM_ICSelection_TRC: TIM Input 2 is selected to be connected to TRC. + * @param TIM_ICFilter: Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + */ +static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, + uint16_t TIM_ICFilter) +{ + uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0; + /* Disable the Channel 2: Reset the CC2E Bit */ + TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E); + tmpccmr1 = TIMx->CCMR1; + tmpccer = TIMx->CCER; + tmp = (uint16_t)(TIM_ICPolarity << 4); + /* Select the Input and set the filter */ + tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F))); + tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12); + tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8); + /* Select the Polarity and set the CC2E Bit */ + tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP)); + tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E); + /* Write to TIMx CCMR1 and CCER registers */ + TIMx->CCMR1 = tmpccmr1 ; + TIMx->CCER = tmpccer; +} + +/** + * @brief Configure the TI3 as Input. + * @param TIMx: where x can be 1, 2 or 3 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_ICPolarity: The Input Polarity. + * This parameter can be one of the following values: + * @arg TIM_ICPolarity_Rising + * @arg TIM_ICPolarity_Falling + * @param TIM_ICSelection: specifies the input to be used. + * This parameter can be one of the following values: + * @arg TIM_ICSelection_DirectTI: TIM Input 3 is selected to be connected to IC3. + * @arg TIM_ICSelection_IndirectTI: TIM Input 3 is selected to be connected to IC4. + * @arg TIM_ICSelection_TRC: TIM Input 3 is selected to be connected to TRC. + * @param TIM_ICFilter: Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + */ +static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, + uint16_t TIM_ICFilter) +{ + uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0; + /* Disable the Channel 3: Reset the CC3E Bit */ + TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E); + tmpccmr2 = TIMx->CCMR2; + tmpccer = TIMx->CCER; + tmp = (uint16_t)(TIM_ICPolarity << 8); + /* Select the Input and set the filter */ + tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC3F))); + tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4)); + /* Select the Polarity and set the CC3E Bit */ + tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP)); + tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E); + /* Write to TIMx CCMR2 and CCER registers */ + TIMx->CCMR2 = tmpccmr2; + TIMx->CCER = tmpccer; +} + +/** + * @brief Configure the TI4 as Input. + * @param TIMx: where x can be 1, 2 or 3 to select the TIM peripheral. + * @note TIM2 is not applicable for STM32F030 devices. + * @param TIM_ICPolarity: The Input Polarity. + * This parameter can be one of the following values: + * @arg TIM_ICPolarity_Rising + * @arg TIM_ICPolarity_Falling + * @param TIM_ICSelection: specifies the input to be used. + * This parameter can be one of the following values: + * @arg TIM_ICSelection_DirectTI: TIM Input 4 is selected to be connected to IC4. + * @arg TIM_ICSelection_IndirectTI: TIM Input 4 is selected to be connected to IC3. + * @arg TIM_ICSelection_TRC: TIM Input 4 is selected to be connected to TRC. + * @param TIM_ICFilter: Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + */ +static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, + uint16_t TIM_ICFilter) +{ + uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0; + + /* Disable the Channel 4: Reset the CC4E Bit */ + TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E); + tmpccmr2 = TIMx->CCMR2; + tmpccer = TIMx->CCER; + tmp = (uint16_t)(TIM_ICPolarity << 12); + /* Select the Input and set the filter */ + tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F))); + tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8); + tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12); + /* Select the Polarity and set the CC4E Bit */ + tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC4P | TIM_CCER_CC4NP)); + tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E); + /* Write to TIMx CCMR2 and CCER registers */ + TIMx->CCMR2 = tmpccmr2; + TIMx->CCER = tmpccer; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/src/stm32f0-stdperiph/stm32f0xx_usart.c b/system/src/stm32f0-stdperiph/stm32f0xx_usart.c new file mode 100644 index 0000000..5c05899 --- /dev/null +++ b/system/src/stm32f0-stdperiph/stm32f0xx_usart.c @@ -0,0 +1,2168 @@ +/** + ****************************************************************************** + * @file stm32f0xx_usart.c + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file provides firmware functions to manage the following + * functionalities of the Universal synchronous asynchronous receiver + * transmitter (USART): + * + Initialization and Configuration + * + STOP Mode + * + AutoBaudRate + * + Data transfers + * + Multi-Processor Communication + * + LIN mode + * + Half-duplex mode + * + Smartcard mode + * + IrDA mode + * + RS485 mode + * + DMA transfers management + * + Interrupts and flags management + * + * @verbatim + =============================================================================== + ##### How to use this driver ##### + =============================================================================== + [..] + (#) Enable peripheral clock using RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE) + function for USART1 or using RCC_APB1PeriphClockCmd(RCC_APB1Periph_USARTx, ENABLE) + function for USART2 and USART3. + (#) According to the USART mode, enable the GPIO clocks using + RCC_AHBPeriphClockCmd() function. (The I/O can be TX, RX, CTS, + or and SCLK). + (#) Peripheral's alternate function: + (++) Connect the pin to the desired peripherals' Alternate + Function (AF) using GPIO_PinAFConfig() function. + (++) Configure the desired pin in alternate function by: + GPIO_InitStruct->GPIO_Mode = GPIO_Mode_AF. + (++) Select the type, pull-up/pull-down and output speed via + GPIO_PuPd, GPIO_OType and GPIO_Speed members. + (++) Call GPIO_Init() function. + (#) Program the Baud Rate, Word Length , Stop Bit, Parity, Hardware + flow control and Mode(Receiver/Transmitter) using the SPI_Init() + function. + (#) For synchronous mode, enable the clock and program the polarity, + phase and last bit using the USART_ClockInit() function. + (#) Enable the NVIC and the corresponding interrupt using the function + USART_ITConfig() if you need to use interrupt mode. + (#) When using the DMA mode: + (++) Configure the DMA using DMA_Init() function. + (++) Active the needed channel Request using USART_DMACmd() function. + (#) Enable the USART using the USART_Cmd() function. + (#) Enable the DMA using the DMA_Cmd() function, when using DMA mode. + [..] + Refer to Multi-Processor, LIN, half-duplex, Smartcard, IrDA sub-sections + for more details. + +@endverbatim + + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx_usart.h" +#include "stm32f0xx_rcc.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @defgroup USART + * @brief USART driver modules + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ + +/*!< USART CR1 register clear Mask ((~(uint32_t)0xFFFFE6F3)) */ +#define CR1_CLEAR_MASK ((uint32_t)(USART_CR1_M | USART_CR1_PCE | \ + USART_CR1_PS | USART_CR1_TE | \ + USART_CR1_RE)) + +/*!< USART CR2 register clock bits clear Mask ((~(uint32_t)0xFFFFF0FF)) */ +#define CR2_CLOCK_CLEAR_MASK ((uint32_t)(USART_CR2_CLKEN | USART_CR2_CPOL | \ + USART_CR2_CPHA | USART_CR2_LBCL)) + +/*!< USART CR3 register clear Mask ((~(uint32_t)0xFFFFFCFF)) */ +#define CR3_CLEAR_MASK ((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE)) + +/*!< USART Interrupts mask */ +#define IT_MASK ((uint32_t)0x000000FF) + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** @defgroup USART_Private_Functions + * @{ + */ + +/** @defgroup USART_Group1 Initialization and Configuration functions + * @brief Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### Initialization and Configuration functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to initialize the USART + in asynchronous and in synchronous modes. + (+) For the asynchronous mode only these parameters can be configured: + (++) Baud Rate. + (++) Word Length. + (++) Stop Bit. + (++) Parity: If the parity is enabled, then the MSB bit of the data written + in the data register is transmitted but is changed by the parity bit. + Depending on the frame length defined by the M bit (8-bits or 9-bits), + the possible USART frame formats are as listed in the following table: + + +-------------------------------------------------------------+ + | M bit | PCE bit | USART frame | + |---------------------|---------------------------------------| + | 0 | 0 | | SB | 8 bit data | STB | | + |---------|-----------|---------------------------------------| + | 0 | 1 | | SB | 7 bit data | PB | STB | | + |---------|-----------|---------------------------------------| + | 1 | 0 | | SB | 9 bit data | STB | | + |---------|-----------|---------------------------------------| + | 1 | 1 | | SB | 8 bit data | PB | STB | | + +-------------------------------------------------------------+ + + (++) Hardware flow control. + (++) Receiver/transmitter modes. + [..] The USART_Init() function follows the USART asynchronous configuration + procedure(details for the procedure are available in reference manual. + (+) For the synchronous mode in addition to the asynchronous mode parameters + these parameters should be also configured: + (++) USART Clock Enabled. + (++) USART polarity. + (++) USART phase. + (++) USART LastBit. + [..] These parameters can be configured using the USART_ClockInit() function. + +@endverbatim + * @{ + */ + +/** + * @brief Deinitializes the USARTx peripheral registers to their default reset values. + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @retval None + */ +void USART_DeInit(USART_TypeDef* USARTx) +{ + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + + if (USARTx == USART1) + { + RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE); + RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE); + } + else if (USARTx == USART2) + { + RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE); + RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE); + } + else if (USARTx == USART3) + { + RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE); + RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE); + } + else if (USARTx == USART4) + { + RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART4, ENABLE); + RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART4, DISABLE); + } + else if (USARTx == USART5) + { + RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART5, ENABLE); + RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART5, DISABLE); + } + else if (USARTx == USART6) + { + RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE); + RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE); + } + else if (USARTx == USART7) + { + RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART7, ENABLE); + RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART7, DISABLE); + } + else + { + if (USARTx == USART8) + { + RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART8, ENABLE); + RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART8, DISABLE); + } + } +} + +/** + * @brief Initializes the USARTx peripheral according to the specified + * parameters in the USART_InitStruct . + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @param USART_InitStruct: pointer to a USART_InitTypeDef structure that contains + * the configuration information for the specified USART peripheral. + * @retval None + */ +void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct) +{ + uint32_t divider = 0, apbclock = 0, tmpreg = 0; + RCC_ClocksTypeDef RCC_ClocksStatus; + + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + assert_param(IS_USART_BAUDRATE(USART_InitStruct->USART_BaudRate)); + assert_param(IS_USART_WORD_LENGTH(USART_InitStruct->USART_WordLength)); + assert_param(IS_USART_STOPBITS(USART_InitStruct->USART_StopBits)); + assert_param(IS_USART_PARITY(USART_InitStruct->USART_Parity)); + assert_param(IS_USART_MODE(USART_InitStruct->USART_Mode)); + assert_param(IS_USART_HARDWARE_FLOW_CONTROL(USART_InitStruct->USART_HardwareFlowControl)); + + /* Disable USART */ + USARTx->CR1 &= (uint32_t)~((uint32_t)USART_CR1_UE); + + /*---------------------------- USART CR2 Configuration -----------------------*/ + tmpreg = USARTx->CR2; + /* Clear STOP[13:12] bits */ + tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP); + + /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/ + /* Set STOP[13:12] bits according to USART_StopBits value */ + tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits; + + /* Write to USART CR2 */ + USARTx->CR2 = tmpreg; + + /*---------------------------- USART CR1 Configuration -----------------------*/ + tmpreg = USARTx->CR1; + /* Clear M, PCE, PS, TE and RE bits */ + tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK); + + /* Configure the USART Word Length, Parity and mode ----------------------- */ + /* Set the M bits according to USART_WordLength value */ + /* Set PCE and PS bits according to USART_Parity value */ + /* Set TE and RE bits according to USART_Mode value */ + tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity | + USART_InitStruct->USART_Mode; + + /* Write to USART CR1 */ + USARTx->CR1 = tmpreg; + + /*---------------------------- USART CR3 Configuration -----------------------*/ + tmpreg = USARTx->CR3; + /* Clear CTSE and RTSE bits */ + tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK); + + /* Configure the USART HFC -------------------------------------------------*/ + /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */ + tmpreg |= USART_InitStruct->USART_HardwareFlowControl; + + /* Write to USART CR3 */ + USARTx->CR3 = tmpreg; + + /*---------------------------- USART BRR Configuration -----------------------*/ + /* Configure the USART Baud Rate -------------------------------------------*/ + RCC_GetClocksFreq(&RCC_ClocksStatus); + + if (USARTx == USART1) + { + apbclock = RCC_ClocksStatus.USART1CLK_Frequency; + } + else if (USARTx == USART2) + { + apbclock = RCC_ClocksStatus.USART2CLK_Frequency; + } + else if (USARTx == USART3) + { + apbclock = RCC_ClocksStatus.USART3CLK_Frequency; + } + else + { + apbclock = RCC_ClocksStatus.PCLK_Frequency; + } + + /* Determine the integer part */ + if ((USARTx->CR1 & USART_CR1_OVER8) != 0) + { + /* (divider * 10) computing in case Oversampling mode is 8 Samples */ + divider = (uint32_t)((2 * apbclock) / (USART_InitStruct->USART_BaudRate)); + tmpreg = (uint32_t)((2 * apbclock) % (USART_InitStruct->USART_BaudRate)); + } + else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */ + { + /* (divider * 10) computing in case Oversampling mode is 16 Samples */ + divider = (uint32_t)((apbclock) / (USART_InitStruct->USART_BaudRate)); + tmpreg = (uint32_t)((apbclock) % (USART_InitStruct->USART_BaudRate)); + } + + /* round the divider : if fractional part i greater than 0.5 increment divider */ + if (tmpreg >= (USART_InitStruct->USART_BaudRate) / 2) + { + divider++; + } + + /* Implement the divider in case Oversampling mode is 8 Samples */ + if ((USARTx->CR1 & USART_CR1_OVER8) != 0) + { + /* get the LSB of divider and shift it to the right by 1 bit */ + tmpreg = (divider & (uint16_t)0x000F) >> 1; + + /* update the divider value */ + divider = (divider & (uint16_t)0xFFF0) | tmpreg; + } + + /* Write to USART BRR */ + USARTx->BRR = (uint16_t)divider; +} + +/** + * @brief Fills each USART_InitStruct member with its default value. + * @param USART_InitStruct: pointer to a USART_InitTypeDef structure + * which will be initialized. + * @retval None + */ +void USART_StructInit(USART_InitTypeDef* USART_InitStruct) +{ + /* USART_InitStruct members default value */ + USART_InitStruct->USART_BaudRate = 9600; + USART_InitStruct->USART_WordLength = USART_WordLength_8b; + USART_InitStruct->USART_StopBits = USART_StopBits_1; + USART_InitStruct->USART_Parity = USART_Parity_No ; + USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx; + USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None; +} + +/** + * @brief Initializes the USARTx peripheral Clock according to the + * specified parameters in the USART_ClockInitStruct. + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @param USART_ClockInitStruct: pointer to a USART_ClockInitTypeDef + * structure that contains the configuration information for the specified + * USART peripheral. + * @retval None + */ +void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct) +{ + uint32_t tmpreg = 0; + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + assert_param(IS_USART_CLOCK(USART_ClockInitStruct->USART_Clock)); + assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL)); + assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA)); + assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit)); +/*---------------------------- USART CR2 Configuration -----------------------*/ + tmpreg = USARTx->CR2; + /* Clear CLKEN, CPOL, CPHA, LBCL and SSM bits */ + tmpreg &= (uint32_t)~((uint32_t)CR2_CLOCK_CLEAR_MASK); + /* Configure the USART Clock, CPOL, CPHA, LastBit and SSM ------------*/ + /* Set CLKEN bit according to USART_Clock value */ + /* Set CPOL bit according to USART_CPOL value */ + /* Set CPHA bit according to USART_CPHA value */ + /* Set LBCL bit according to USART_LastBit value */ + tmpreg |= (uint32_t)(USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | + USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit); + /* Write to USART CR2 */ + USARTx->CR2 = tmpreg; +} + +/** + * @brief Fills each USART_ClockInitStruct member with its default value. + * @param USART_ClockInitStruct: pointer to a USART_ClockInitTypeDef + * structure which will be initialized. + * @retval None + */ +void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct) +{ + /* USART_ClockInitStruct members default value */ + USART_ClockInitStruct->USART_Clock = USART_Clock_Disable; + USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low; + USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge; + USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable; +} + +/** + * @brief Enables or disables the specified USART peripheral. + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @param NewState: new state of the USARTx peripheral. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the selected USART by setting the UE bit in the CR1 register */ + USARTx->CR1 |= USART_CR1_UE; + } + else + { + /* Disable the selected USART by clearing the UE bit in the CR1 register */ + USARTx->CR1 &= (uint32_t)~((uint32_t)USART_CR1_UE); + } +} + +/** + * @brief Enables or disables the USART's transmitter or receiver. + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @param USART_Direction: specifies the USART direction. + * This parameter can be any combination of the following values: + * @arg USART_Mode_Tx: USART Transmitter + * @arg USART_Mode_Rx: USART Receiver + * @param NewState: new state of the USART transfer direction. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void USART_DirectionModeCmd(USART_TypeDef* USARTx, uint32_t USART_DirectionMode, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + assert_param(IS_USART_MODE(USART_DirectionMode)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the USART's transfer interface by setting the TE and/or RE bits + in the USART CR1 register */ + USARTx->CR1 |= USART_DirectionMode; + } + else + { + /* Disable the USART's transfer interface by clearing the TE and/or RE bits + in the USART CR3 register */ + USARTx->CR1 &= (uint32_t)~USART_DirectionMode; + } +} + +/** + * @brief Enables or disables the USART's 8x oversampling mode. + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @param NewState: new state of the USART 8x oversampling mode. + * This parameter can be: ENABLE or DISABLE. + * @note This function has to be called before calling USART_Init() function + * in order to have correct baudrate Divider value. + * @retval None + */ +void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */ + USARTx->CR1 |= USART_CR1_OVER8; + } + else + { + /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */ + USARTx->CR1 &= (uint32_t)~((uint32_t)USART_CR1_OVER8); + } +} + +/** + * @brief Enables or disables the USART's one bit sampling method. + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @param NewState: new state of the USART one bit sampling method. + * This parameter can be: ENABLE or DISABLE. + * @note This function has to be called before calling USART_Cmd() function. + * @retval None + */ +void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */ + USARTx->CR3 |= USART_CR3_ONEBIT; + } + else + { + /* Disable the one bit method by clearing the ONEBITE bit in the CR3 register */ + USARTx->CR3 &= (uint32_t)~((uint32_t)USART_CR3_ONEBIT); + } +} + +/** + * @brief Enables or disables the USART's most significant bit first + * transmitted/received following the start bit. + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @param NewState: new state of the USART most significant bit first + * transmitted/received following the start bit. + * This parameter can be: ENABLE or DISABLE. + * @note This function has to be called before calling USART_Cmd() function. + * @retval None + */ +void USART_MSBFirstCmd(USART_TypeDef* USARTx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the most significant bit first transmitted/received following the + start bit by setting the MSBFIRST bit in the CR2 register */ + USARTx->CR2 |= USART_CR2_MSBFIRST; + } + else + { + /* Disable the most significant bit first transmitted/received following the + start bit by clearing the MSBFIRST bit in the CR2 register */ + USARTx->CR2 &= (uint32_t)~((uint32_t)USART_CR2_MSBFIRST); + } +} + +/** + * @brief Enables or disables the binary data inversion. + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @param NewState: new defined levels for the USART data. + * This parameter can be: + * @arg ENABLE: Logical data from the data register are send/received in negative + * logic (1=L, 0=H). The parity bit is also inverted. + * @arg DISABLE: Logical data from the data register are send/received in positive + * logic (1=H, 0=L) + * @note This function has to be called before calling USART_Cmd() function. + * @retval None + */ +void USART_DataInvCmd(USART_TypeDef* USARTx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the binary data inversion feature by setting the DATAINV bit in + the CR2 register */ + USARTx->CR2 |= USART_CR2_DATAINV; + } + else + { + /* Disable the binary data inversion feature by clearing the DATAINV bit in + the CR2 register */ + USARTx->CR2 &= (uint32_t)~((uint32_t)USART_CR2_DATAINV); + } +} + +/** + * @brief Enables or disables the Pin(s) active level inversion. + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @param USART_InvPin: specifies the USART pin(s) to invert. + * This parameter can be any combination of the following values: + * @arg USART_InvPin_Tx: USART Tx pin active level inversion. + * @arg USART_InvPin_Rx: USART Rx pin active level inversion. + * @param NewState: new active level status for the USART pin(s). + * This parameter can be: + * @arg ENABLE: pin(s) signal values are inverted (Vdd =0, Gnd =1). + * @arg DISABLE: pin(s) signal works using the standard logic levels (Vdd =1, Gnd =0). + * @note This function has to be called before calling USART_Cmd() function. + * @retval None + */ +void USART_InvPinCmd(USART_TypeDef* USARTx, uint32_t USART_InvPin, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + assert_param(IS_USART_INVERSTION_PIN(USART_InvPin)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the active level inversion for selected pins by setting the TXINV + and/or RXINV bits in the USART CR2 register */ + USARTx->CR2 |= USART_InvPin; + } + else + { + /* Disable the active level inversion for selected requests by clearing the + TXINV and/or RXINV bits in the USART CR2 register */ + USARTx->CR2 &= (uint32_t)~USART_InvPin; + } +} + +/** + * @brief Enables or disables the swap Tx/Rx pins. + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @param NewState: new state of the USARTx TX/RX pins pinout. + * This parameter can be: + * @arg ENABLE: The TX and RX pins functions are swapped. + * @arg DISABLE: TX/RX pins are used as defined in standard pinout + * @note This function has to be called before calling USART_Cmd() function. + * @retval None + */ +void USART_SWAPPinCmd(USART_TypeDef* USARTx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the SWAP feature by setting the SWAP bit in the CR2 register */ + USARTx->CR2 |= USART_CR2_SWAP; + } + else + { + /* Disable the SWAP feature by clearing the SWAP bit in the CR2 register */ + USARTx->CR2 &= (uint32_t)~((uint32_t)USART_CR2_SWAP); + } +} + +/** + * @brief Enables or disables the receiver Time Out feature. + * @param USARTx: where x can be 1, 2 or 3 to select the USART peripheral. + * @note USART2 is available only for STM32F072 and STM32F091 devices. + * @note USART3 is available only for STM32F091 devices. + * @param NewState: new state of the USARTx receiver Time Out. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void USART_ReceiverTimeOutCmd(USART_TypeDef* USARTx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_USART_123_PERIPH(USARTx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the receiver time out feature by setting the RTOEN bit in the CR2 + register */ + USARTx->CR2 |= USART_CR2_RTOEN; + } + else + { + /* Disable the receiver time out feature by clearing the RTOEN bit in the CR2 + register */ + USARTx->CR2 &= (uint32_t)~((uint32_t)USART_CR2_RTOEN); + } +} + +/** + * @brief Sets the receiver Time Out value. + * @param USARTx: where x can be 1, 2 or 3 to select the USART peripheral. + * @note USART2 is available only for STM32F072 and STM32F091 devices. + * @note USART3 is available only for STM32F091 devices. + * @param USART_ReceiverTimeOut: specifies the Receiver Time Out value. + * @retval None + */ +void USART_SetReceiverTimeOut(USART_TypeDef* USARTx, uint32_t USART_ReceiverTimeOut) +{ + /* Check the parameters */ + assert_param(IS_USART_123_PERIPH(USARTx)); + assert_param(IS_USART_TIMEOUT(USART_ReceiverTimeOut)); + + /* Clear the receiver Time Out value by clearing the RTO[23:0] bits in the RTOR + register */ + USARTx->RTOR &= (uint32_t)~((uint32_t)USART_RTOR_RTO); + /* Set the receiver Time Out value by setting the RTO[23:0] bits in the RTOR + register */ + USARTx->RTOR |= USART_ReceiverTimeOut; +} + +/** + * @brief Sets the system clock prescaler. + * @note This function is not available for STM32F030 devices. + * @param USARTx: where x can be 1, 2 or 3 to select the USART peripheral. + * @note USART2 is available only for STM32F072 and STM32F091 devices. + * @note USART3 is available only for STM32F091 devices. + * @param USART_Prescaler: specifies the prescaler clock. + * @note This function has to be called before calling USART_Cmd() function. + * @retval None + */ +void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler) +{ + /* Check the parameters */ + assert_param(IS_USART_123_PERIPH(USARTx)); + + /* Clear the USART prescaler */ + USARTx->GTPR &= USART_GTPR_GT; + /* Set the USART prescaler */ + USARTx->GTPR |= USART_Prescaler; +} + +/** + * @} + */ + + +/** @defgroup USART_Group2 STOP Mode functions + * @brief STOP Mode functions + * +@verbatim + =============================================================================== + ##### STOP Mode functions ##### + =============================================================================== + [..] This subsection provides a set of functions allowing to manage + WakeUp from STOP mode. + + [..] The USART is able to WakeUp from Stop Mode if USART clock is set to HSI + or LSI. + + [..] The WakeUp source is configured by calling USART_StopModeWakeUpSourceConfig() + function. + + [..] After configuring the source of WakeUp and before entering in Stop Mode + USART_STOPModeCmd() function should be called to allow USART WakeUp. + +@endverbatim + * @{ + */ + +/** + * @brief Enables or disables the specified USART peripheral in STOP Mode. + * @param USARTx: where x can be 1 or 2 or 3 to select the USART peripheral. + * @note USART2 is available only for STM32F072 and STM32F091 devices. + * @note USART3 is available only for STM32F091 devices. + * @param NewState: new state of the USARTx peripheral state in stop mode. + * This parameter can be: ENABLE or DISABLE. + * @note This function has to be called when USART clock is set to HSI or LSE. + * @retval None + */ +void USART_STOPModeCmd(USART_TypeDef* USARTx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_USART_123_PERIPH(USARTx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the selected USART in STOP mode by setting the UESM bit in the CR1 + register */ + USARTx->CR1 |= USART_CR1_UESM; + } + else + { + /* Disable the selected USART in STOP mode by clearing the UE bit in the CR1 + register */ + USARTx->CR1 &= (uint32_t)~((uint32_t)USART_CR1_UESM); + } +} + +/** + * @brief Selects the USART WakeUp method form stop mode. + * @note This function is not available for STM32F030 devices. + * @param USARTx: where x can be 1 or 2 or 3 to select the USART peripheral. + * @note USART2 is available only for STM32F072 and STM32F091 devices. + * @note USART3 is available only for STM32F091 devices. + * @param USART_WakeUp: specifies the selected USART wakeup method. + * This parameter can be one of the following values: + * @arg USART_WakeUpSource_AddressMatch: WUF active on address match. + * @arg USART_WakeUpSource_StartBit: WUF active on Start bit detection. + * @arg USART_WakeUpSource_RXNE: WUF active on RXNE. + * @note This function has to be called before calling USART_Cmd() function. + * @retval None + */ +void USART_StopModeWakeUpSourceConfig(USART_TypeDef* USARTx, uint32_t USART_WakeUpSource) +{ + /* Check the parameters */ + assert_param(IS_USART_123_PERIPH(USARTx)); + assert_param(IS_USART_STOPMODE_WAKEUPSOURCE(USART_WakeUpSource)); + + USARTx->CR3 &= (uint32_t)~((uint32_t)USART_CR3_WUS); + USARTx->CR3 |= USART_WakeUpSource; +} + +/** + * @} + */ + + +/** @defgroup USART_Group3 AutoBaudRate functions + * @brief AutoBaudRate functions + * +@verbatim + =============================================================================== + ##### AutoBaudRate functions ##### + =============================================================================== + [..] This subsection provides a set of functions allowing to manage + the AutoBaudRate detections. + + [..] Before Enabling AutoBaudRate detection using USART_AutoBaudRateCmd () + The character patterns used to calculate baudrate must be chosen by calling + USART_AutoBaudRateConfig() function. These function take as parameter : + (#)USART_AutoBaudRate_StartBit : any character starting with a bit 1. + (#)USART_AutoBaudRate_FallingEdge : any character starting with a 10xx bit pattern. + + [..] At any later time, another request for AutoBaudRate detection can be performed + using USART_RequestCmd() function. + + [..] The AutoBaudRate detection is monitored by the status of ABRF flag which indicate + that the AutoBaudRate detection is completed. In addition to ABRF flag, the ABRE flag + indicate that this procedure is completed without success. USART_GetFlagStatus () + function should be used to monitor the status of these flags. + +@endverbatim + * @{ + */ + +/** + * @brief Enables or disables the Auto Baud Rate. + * @param USARTx: where x can be 1or 2 to select the USART peripheral. + * @note USART2 is available only for STM32F072 and STM32F091 devices. + * @note USART3 is available only for STM32F091 devices. + * @param NewState: new state of the USARTx auto baud rate. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void USART_AutoBaudRateCmd(USART_TypeDef* USARTx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_USART_123_PERIPH(USARTx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the auto baud rate feature by setting the ABREN bit in the CR2 + register */ + USARTx->CR2 |= USART_CR2_ABREN; + } + else + { + /* Disable the auto baud rate feature by clearing the ABREN bit in the CR2 + register */ + USARTx->CR2 &= (uint32_t)~((uint32_t)USART_CR2_ABREN); + } +} + +/** + * @brief Selects the USART auto baud rate method. + * @param USARTx: where x can be 1or 2 to select the USART peripheral. + * @note USART2 is available only for STM32F072 and STM32F091 devices. + * @note USART3 is available only for STM32F091 devices. + * @param USART_AutoBaudRate: specifies the selected USART auto baud rate method. + * This parameter can be one of the following values: + * @arg USART_AutoBaudRate_StartBit: Start Bit duration measurement. + * @arg USART_AutoBaudRate_FallingEdge: Falling edge to falling edge measurement. + * @note This function has to be called before calling USART_Cmd() function. + * @retval None + */ +void USART_AutoBaudRateConfig(USART_TypeDef* USARTx, uint32_t USART_AutoBaudRate) +{ + /* Check the parameters */ + assert_param(IS_USART_123_PERIPH(USARTx)); + assert_param(IS_USART_AUTOBAUDRATE_MODE(USART_AutoBaudRate)); + + USARTx->CR2 &= (uint32_t)~((uint32_t)USART_CR2_ABRMODE); + USARTx->CR2 |= USART_AutoBaudRate; +} + +/** + * @} + */ + + +/** @defgroup USART_Group4 Data transfers functions + * @brief Data transfers functions + * +@verbatim + =============================================================================== + ##### Data transfers functions ##### + =============================================================================== + [..] This subsection provides a set of functions allowing to manage + the USART data transfers. + [..] During an USART reception, data shifts in least significant bit first + through the RX pin. When a transmission is taking place, a write instruction to + the USART_TDR register stores the data in the shift register. + [..] The read access of the USART_RDR register can be done using + the USART_ReceiveData() function and returns the RDR value. + Whereas a write access to the USART_TDR can be done using USART_SendData() + function and stores the written data into TDR. + +@endverbatim + * @{ + */ + +/** + * @brief Transmits single data through the USARTx peripheral. + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @param Data: the data to transmit. + * @retval None + */ +void USART_SendData(USART_TypeDef* USARTx, uint16_t Data) +{ + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + assert_param(IS_USART_DATA(Data)); + + /* Transmit Data */ + USARTx->TDR = (Data & (uint16_t)0x01FF); +} + +/** + * @brief Returns the most recent received data by the USARTx peripheral. + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @retval The received data. + */ +uint16_t USART_ReceiveData(USART_TypeDef* USARTx) +{ + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + + /* Receive Data */ + return (uint16_t)(USARTx->RDR & (uint16_t)0x01FF); +} + +/** + * @} + */ + +/** @defgroup USART_Group5 MultiProcessor Communication functions + * @brief Multi-Processor Communication functions + * +@verbatim + =============================================================================== + ##### Multi-Processor Communication functions ##### + =============================================================================== + [..] This subsection provides a set of functions allowing to manage the USART + multiprocessor communication. + [..] For instance one of the USARTs can be the master, its TX output is + connected to the RX input of the other USART. The others are slaves, + their respective TX outputs are logically ANDed together and connected + to the RX input of the master. USART multiprocessor communication is + possible through the following procedure: + (#) Program the Baud rate, Word length = 9 bits, Stop bits, Parity, + Mode transmitter or Mode receiver and hardware flow control values + using the USART_Init() function. + (#) Configures the USART address using the USART_SetAddress() function. + (#) Configures the wake up methode (USART_WakeUp_IdleLine or + USART_WakeUp_AddressMark) using USART_WakeUpConfig() function only + for the slaves. + (#) Enable the USART using the USART_Cmd() function. + (#) Enter the USART slaves in mute mode using USART_ReceiverWakeUpCmd() + function. + [..] The USART Slave exit from mute mode when receive the wake up condition. + +@endverbatim + * @{ + */ + +/** + * @brief Sets the address of the USART node. + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @param USART_Address: Indicates the address of the USART node. + * @retval None + */ +void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address) +{ + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + + /* Clear the USART address */ + USARTx->CR2 &= (uint32_t)~((uint32_t)USART_CR2_ADD); + /* Set the USART address node */ + USARTx->CR2 |=((uint32_t)USART_Address << (uint32_t)0x18); +} + +/** + * @brief Enables or disables the USART's mute mode. + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @param NewState: new state of the USART mute mode. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void USART_MuteModeCmd(USART_TypeDef* USARTx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the USART mute mode by setting the MME bit in the CR1 register */ + USARTx->CR1 |= USART_CR1_MME; + } + else + { + /* Disable the USART mute mode by clearing the MME bit in the CR1 register */ + USARTx->CR1 &= (uint32_t)~((uint32_t)USART_CR1_MME); + } +} + +/** + * @brief Selects the USART WakeUp method from mute mode. + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @param USART_WakeUp: specifies the USART wakeup method. + * This parameter can be one of the following values: + * @arg USART_WakeUp_IdleLine: WakeUp by an idle line detection + * @arg USART_WakeUp_AddressMark: WakeUp by an address mark + * @retval None + */ +void USART_MuteModeWakeUpConfig(USART_TypeDef* USARTx, uint32_t USART_WakeUp) +{ + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + assert_param(IS_USART_MUTEMODE_WAKEUP(USART_WakeUp)); + + USARTx->CR1 &= (uint32_t)~((uint32_t)USART_CR1_WAKE); + USARTx->CR1 |= USART_WakeUp; +} + +/** + * @brief Configure the the USART Address detection length. + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @param USART_AddressLength: specifies the USART address length detection. + * This parameter can be one of the following values: + * @arg USART_AddressLength_4b: 4-bit address length detection + * @arg USART_AddressLength_7b: 7-bit address length detection + * @retval None + */ +void USART_AddressDetectionConfig(USART_TypeDef* USARTx, uint32_t USART_AddressLength) +{ + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + assert_param(IS_USART_ADDRESS_DETECTION(USART_AddressLength)); + + USARTx->CR2 &= (uint32_t)~((uint32_t)USART_CR2_ADDM7); + USARTx->CR2 |= USART_AddressLength; +} + +/** + * @} + */ + +/** @defgroup USART_Group6 LIN mode functions + * @brief LIN mode functions + * +@verbatim + =============================================================================== + ##### LIN mode functions ##### + =============================================================================== + [..] This subsection provides a set of functions allowing to manage the USART + LIN Mode communication. + [..] In LIN mode, 8-bit data format with 1 stop bit is required in accordance + with the LIN standard. + [..] Only this LIN Feature is supported by the USART IP: + (+) LIN Master Synchronous Break send capability and LIN slave break + detection capability : 13-bit break generation and 10/11 bit break + detection. + [..] USART LIN Master transmitter communication is possible through the + following procedure: + (#) Program the Baud rate, Word length = 8bits, Stop bits = 1bit, Parity, + Mode transmitter or Mode receiver and hardware flow control values + using the USART_Init() function. + (#) Enable the LIN mode using the USART_LINCmd() function. + (#) Enable the USART using the USART_Cmd() function. + (#) Send the break character using USART_SendBreak() function. + [..] USART LIN Master receiver communication is possible through the + following procedure: + (#) Program the Baud rate, Word length = 8bits, Stop bits = 1bit, Parity, + Mode transmitter or Mode receiver and hardware flow control values + using the USART_Init() function. + (#) Configures the break detection length + using the USART_LINBreakDetectLengthConfig() function. + (#) Enable the LIN mode using the USART_LINCmd() function. + -@- In LIN mode, the following bits must be kept cleared: + (+@) CLKEN in the USART_CR2 register. + (+@) STOP[1:0], SCEN, HDSEL and IREN in the USART_CR3 register. + (#) Enable the USART using the USART_Cmd() function. + +@endverbatim + * @{ + */ + +/** + * @brief Sets the USART LIN Break detection length. + * @note This function is not available for STM32F030 devices. + * @param USARTx: where x can be 1or 2 to select the USART peripheral. + * @note USART2 is available only for STM32F072 and STM32F091 devices. + * @note USART3 is available only for STM32F091 devices. + * @param USART_LINBreakDetectLength: specifies the LIN break detection length. + * This parameter can be one of the following values: + * @arg USART_LINBreakDetectLength_10b: 10-bit break detection + * @arg USART_LINBreakDetectLength_11b: 11-bit break detection + * @retval None + */ +void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint32_t USART_LINBreakDetectLength) +{ + /* Check the parameters */ + assert_param(IS_USART_123_PERIPH(USARTx)); + assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength)); + + USARTx->CR2 &= (uint32_t)~((uint32_t)USART_CR2_LBDL); + USARTx->CR2 |= USART_LINBreakDetectLength; +} + +/** + * @brief Enables or disables the USART's LIN mode. + * @note This function is not available for STM32F030 devices. + * @param USARTx: where x can be 1or 2 to select the USART peripheral. + * @note USART2 is available only for STM32F072 and STM32F091 devices. + * @note USART3 is available only for STM32F091 devices. + * @param NewState: new state of the USART LIN mode. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_USART_123_PERIPH(USARTx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the LIN mode by setting the LINEN bit in the CR2 register */ + USARTx->CR2 |= USART_CR2_LINEN; + } + else + { + /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */ + USARTx->CR2 &= (uint32_t)~((uint32_t)USART_CR2_LINEN); + } +} + +/** + * @} + */ + +/** @defgroup USART_Group7 Halfduplex mode function + * @brief Half-duplex mode function + * +@verbatim + =============================================================================== + ##### Half-duplex mode function ##### + =============================================================================== + [..] This subsection provides a set of functions allowing to manage the USART + Half-duplex communication. + [..] The USART can be configured to follow a single-wire half-duplex protocol + where the TX and RX lines are internally connected. + [..] USART Half duplex communication is possible through the following procedure: + (#) Program the Baud rate, Word length, Stop bits, Parity, Mode transmitter + or Mode receiver and hardware flow control values using the USART_Init() + function. + (#) Configures the USART address using the USART_SetAddress() function. + (#) Enable the half duplex mode using USART_HalfDuplexCmd() function. + (#) Enable the USART using the USART_Cmd() function. + -@- The RX pin is no longer used. + -@- In Half-duplex mode the following bits must be kept cleared: + (+@) LINEN and CLKEN bits in the USART_CR2 register. + (+@) SCEN and IREN bits in the USART_CR3 register. + +@endverbatim + * @{ + */ + +/** + * @brief Enables or disables the USART's Half Duplex communication. + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @param NewState: new state of the USART Communication. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */ + USARTx->CR3 |= USART_CR3_HDSEL; + } + else + { + /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */ + USARTx->CR3 &= (uint32_t)~((uint32_t)USART_CR3_HDSEL); + } +} + +/** + * @} + */ + + +/** @defgroup USART_Group8 Smartcard mode functions + * @brief Smartcard mode functions + * +@verbatim + =============================================================================== + ##### Smartcard mode functions ##### + =============================================================================== + [..] This subsection provides a set of functions allowing to manage the USART + Smartcard communication. + [..] The Smartcard interface is designed to support asynchronous protocol + Smartcards as defined in the ISO 7816-3 standard. The USART can provide + a clock to the smartcard through the SCLK output. In smartcard mode, + SCLK is not associated to the communication but is simply derived from + the internal peripheral input clock through a 5-bit prescaler. + [..] Smartcard communication is possible through the following procedure: + (#) Configures the Smartcard Prsecaler using the USART_SetPrescaler() + function. + (#) Configures the Smartcard Guard Time using the USART_SetGuardTime() + function. + (#) Program the USART clock using the USART_ClockInit() function as following: + (++) USART Clock enabled. + (++) USART CPOL Low. + (++) USART CPHA on first edge. + (++) USART Last Bit Clock Enabled. + (#) Program the Smartcard interface using the USART_Init() function as + following: + (++) Word Length = 9 Bits. + (++) 1.5 Stop Bit. + (++) Even parity. + (++) BaudRate = 12096 baud. + (++) Hardware flow control disabled (RTS and CTS signals). + (++) Tx and Rx enabled + (#) Optionally you can enable the parity error interrupt using + the USART_ITConfig() function. + (#) Enable the Smartcard NACK using the USART_SmartCardNACKCmd() function. + (#) Enable the Smartcard interface using the USART_SmartCardCmd() function. + (#) Enable the USART using the USART_Cmd() function. + [..] + Please refer to the ISO 7816-3 specification for more details. + [..] + (@) It is also possible to choose 0.5 stop bit for receiving but it is + recommended to use 1.5 stop bits for both transmitting and receiving + to avoid switching between the two configurations. + (@) In smartcard mode, the following bits must be kept cleared: + (+@) LINEN bit in the USART_CR2 register. + (+@) HDSEL and IREN bits in the USART_CR3 register. + +@endverbatim + * @{ + */ + +/** + * @brief Sets the specified USART guard time. + * @note This function is not available for STM32F030 devices. + * @param USARTx: where x can be 1or 2 to select the USART peripheral. + * @note USART2 is available only for STM32F072 and STM32F091 devices. + * @note USART3 is available only for STM32F091 devices. + * @param USART_GuardTime: specifies the guard time. + * @retval None + */ +void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime) +{ + /* Check the parameters */ + assert_param(IS_USART_123_PERIPH(USARTx)); + + /* Clear the USART Guard time */ + USARTx->GTPR &= USART_GTPR_PSC; + /* Set the USART guard time */ + USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08); +} + +/** + * @brief Enables or disables the USART's Smart Card mode. + * @note This function is not available for STM32F030 devices. + * @param USARTx: where x can be 1or 2 to select the USART peripheral. + * @note USART2 is available only for STM32F072 and STM32F091 devices. + * @note USART3 is available only for STM32F091 devices. + * @param NewState: new state of the Smart Card mode. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_USART_123_PERIPH(USARTx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + if (NewState != DISABLE) + { + /* Enable the SC mode by setting the SCEN bit in the CR3 register */ + USARTx->CR3 |= USART_CR3_SCEN; + } + else + { + /* Disable the SC mode by clearing the SCEN bit in the CR3 register */ + USARTx->CR3 &= (uint32_t)~((uint32_t)USART_CR3_SCEN); + } +} + +/** + * @brief Enables or disables NACK transmission. + * @note This function is not available for STM32F030 devices. + * @param USARTx: where x can be 1or 2 to select the USART peripheral. + * @note USART2 is available only for STM32F072 and STM32F091 devices. + * @note USART3 is available only for STM32F091 devices. + * @param NewState: new state of the NACK transmission. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_USART_123_PERIPH(USARTx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + if (NewState != DISABLE) + { + /* Enable the NACK transmission by setting the NACK bit in the CR3 register */ + USARTx->CR3 |= USART_CR3_NACK; + } + else + { + /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */ + USARTx->CR3 &= (uint32_t)~((uint32_t)USART_CR3_NACK); + } +} + +/** + * @brief Sets the Smart Card number of retries in transmit and receive. + * @note This function is not available for STM32F030 devices. + * @param USARTx: where x can be 1or 3 to select the USART peripheral. + * @note USART2 is available only for STM32F072 and STM32F091 devices. + * @note USART3 is available only for STM32F091 devices. + * @param USART_AutoCount: specifies the Smart Card auto retry count. + * @retval None + */ +void USART_SetAutoRetryCount(USART_TypeDef* USARTx, uint8_t USART_AutoCount) +{ + /* Check the parameters */ + assert_param(IS_USART_123_PERIPH(USARTx)); + assert_param(IS_USART_AUTO_RETRY_COUNTER(USART_AutoCount)); + /* Clear the USART auto retry count */ + USARTx->CR3 &= (uint32_t)~((uint32_t)USART_CR3_SCARCNT); + /* Set the USART auto retry count*/ + USARTx->CR3 |= (uint32_t)((uint32_t)USART_AutoCount << 0x11); +} + +/** + * @brief Sets the Smart Card Block length. + * @note This function is not available for STM32F030 devices. + * @param USARTx: where x can be 1or 3 to select the USART peripheral. + * @note USART2 is available only for STM32F072 and STM32F091 devices. + * @note USART3 is available only for STM32F091 devices. + * @param USART_BlockLength: specifies the Smart Card block length. + * @retval None + */ +void USART_SetBlockLength(USART_TypeDef* USARTx, uint8_t USART_BlockLength) +{ + /* Check the parameters */ + assert_param(IS_USART_123_PERIPH(USARTx)); + + /* Clear the Smart card block length */ + USARTx->RTOR &= (uint32_t)~((uint32_t)USART_RTOR_BLEN); + /* Set the Smart Card block length */ + USARTx->RTOR |= (uint32_t)((uint32_t)USART_BlockLength << 0x18); +} + +/** + * @} + */ + +/** @defgroup USART_Group9 IrDA mode functions + * @brief IrDA mode functions + * +@verbatim + =============================================================================== + ##### IrDA mode functions ##### + =============================================================================== + [..] This subsection provides a set of functions allowing to manage the USART + IrDA communication. + [..] IrDA is a half duplex communication protocol. If the Transmitter is busy, + any data on the IrDA receive line will be ignored by the IrDA decoder + and if the Receiver is busy, data on the TX from the USART to IrDA will + not be encoded by IrDA. While receiving data, transmission should be + avoided as the data to be transmitted could be corrupted. + [..] IrDA communication is possible through the following procedure: + (#) Program the Baud rate, Word length = 8 bits, Stop bits, Parity, + Transmitter/Receiver modes and hardware flow control values using + the USART_Init() function. + (#) Configures the IrDA pulse width by configuring the prescaler using + the USART_SetPrescaler() function. + (#) Configures the IrDA USART_IrDAMode_LowPower or USART_IrDAMode_Normal + mode using the USART_IrDAConfig() function. + (#) Enable the IrDA using the USART_IrDACmd() function. + (#) Enable the USART using the USART_Cmd() function. + [..] + (@) A pulse of width less than two and greater than one PSC period(s) may or + may not be rejected. + (@) The receiver set up time should be managed by software. The IrDA physical + layer specification specifies a minimum of 10 ms delay between + transmission and reception (IrDA is a half duplex protocol). + (@) In IrDA mode, the following bits must be kept cleared: + (+@) LINEN, STOP and CLKEN bits in the USART_CR2 register. + (+@) SCEN and HDSEL bits in the USART_CR3 register. + +@endverbatim + * @{ + */ + +/** + * @brief Configures the USART's IrDA interface. + * @note This function is not available for STM32F030 devices. + * @param USARTx: where x can be 1or 2 to select the USART peripheral. + * @note USART2 is available only for STM32F072 and STM32F091 devices. + * @note USART3 is available only for STM32F091 devices. + * @param USART_IrDAMode: specifies the IrDA mode. + * This parameter can be one of the following values: + * @arg USART_IrDAMode_LowPower + * @arg USART_IrDAMode_Normal + * @retval None + */ +void USART_IrDAConfig(USART_TypeDef* USARTx, uint32_t USART_IrDAMode) +{ + /* Check the parameters */ + assert_param(IS_USART_123_PERIPH(USARTx)); + assert_param(IS_USART_IRDA_MODE(USART_IrDAMode)); + + USARTx->CR3 &= (uint32_t)~((uint32_t)USART_CR3_IRLP); + USARTx->CR3 |= USART_IrDAMode; +} + +/** + * @brief Enables or disables the USART's IrDA interface. + * @note This function is not available for STM32F030 devices. + * @param USARTx: where x can be 1or 2 to select the USART peripheral. + * @note USART2 is available only for STM32F072 and STM32F091 devices. + * @note USART3 is available only for STM32F091 devices. + * @param NewState: new state of the IrDA mode. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_USART_123_PERIPH(USARTx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the IrDA mode by setting the IREN bit in the CR3 register */ + USARTx->CR3 |= USART_CR3_IREN; + } + else + { + /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */ + USARTx->CR3 &= (uint32_t)~((uint32_t)USART_CR3_IREN); + } +} +/** + * @} + */ + +/** @defgroup USART_Group10 RS485 mode function + * @brief RS485 mode function + * +@verbatim + =============================================================================== + ##### RS485 mode functions ##### + =============================================================================== + [..] This subsection provides a set of functions allowing to manage the USART + RS485 flow control. + [..] RS485 flow control (Driver enable feature) handling is possible through + the following procedure: + (#) Program the Baud rate, Word length = 8 bits, Stop bits, Parity, + Transmitter/Receiver modes and hardware flow control values using + the USART_Init() function. + (#) Enable the Driver Enable using the USART_DECmd() function. + (#) Configures the Driver Enable polarity using the USART_DEPolarityConfig() + function. + (#) Configures the Driver Enable assertion time using USART_SetDEAssertionTime() + function and deassertion time using the USART_SetDEDeassertionTime() + function. + (#) Enable the USART using the USART_Cmd() function. + -@- + (+@) The assertion and dessertion times are expressed in sample time units (1/8 or + 1/16 bit time, depending on the oversampling rate). + +@endverbatim + * @{ + */ + +/** + * @brief Enables or disables the USART's DE functionality. + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @param NewState: new state of the driver enable mode. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void USART_DECmd(USART_TypeDef* USARTx, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + if (NewState != DISABLE) + { + /* Enable the DE functionality by setting the DEM bit in the CR3 register */ + USARTx->CR3 |= USART_CR3_DEM; + } + else + { + /* Disable the DE functionality by clearing the DEM bit in the CR3 register */ + USARTx->CR3 &= (uint32_t)~((uint32_t)USART_CR3_DEM); + } +} + +/** + * @brief Configures the USART's DE polarity + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @param USART_DEPolarity: specifies the DE polarity. + * This parameter can be one of the following values: + * @arg USART_DEPolarity_Low + * @arg USART_DEPolarity_High + * @retval None + */ +void USART_DEPolarityConfig(USART_TypeDef* USARTx, uint32_t USART_DEPolarity) +{ + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + assert_param(IS_USART_DE_POLARITY(USART_DEPolarity)); + + USARTx->CR3 &= (uint32_t)~((uint32_t)USART_CR3_DEP); + USARTx->CR3 |= USART_DEPolarity; +} + +/** + * @brief Sets the specified RS485 DE assertion time + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @param USART_DEAssertionTime: specifies the time between the activation of + * the DE signal and the beginning of the start bit + * @retval None + */ +void USART_SetDEAssertionTime(USART_TypeDef* USARTx, uint32_t USART_DEAssertionTime) +{ + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + assert_param(IS_USART_DE_ASSERTION_DEASSERTION_TIME(USART_DEAssertionTime)); + + /* Clear the DE assertion time */ + USARTx->CR1 &= (uint32_t)~((uint32_t)USART_CR1_DEAT); + /* Set the new value for the DE assertion time */ + USARTx->CR1 |=((uint32_t)USART_DEAssertionTime << (uint32_t)0x15); +} + +/** + * @brief Sets the specified RS485 DE deassertion time + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @param USART_DeassertionTime: specifies the time between the middle of the last + * stop bit in a transmitted message and the de-activation of the DE signal + * @retval None + */ +void USART_SetDEDeassertionTime(USART_TypeDef* USARTx, uint32_t USART_DEDeassertionTime) +{ + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + assert_param(IS_USART_DE_ASSERTION_DEASSERTION_TIME(USART_DEDeassertionTime)); + + /* Clear the DE deassertion time */ + USARTx->CR1 &= (uint32_t)~((uint32_t)USART_CR1_DEDT); + /* Set the new value for the DE deassertion time */ + USARTx->CR1 |=((uint32_t)USART_DEDeassertionTime << (uint32_t)0x10); +} + +/** + * @} + */ + +/** @defgroup USART_Group11 DMA transfers management functions + * @brief DMA transfers management functions + * +@verbatim + =============================================================================== + ##### DMA transfers management functions ##### + =============================================================================== + [..] This section provides two functions that can be used only in DMA mode. + [..] In DMA Mode, the USART communication can be managed by 2 DMA Channel + requests: + (#) USART_DMAReq_Tx: specifies the Tx buffer DMA transfer request. + (#) USART_DMAReq_Rx: specifies the Rx buffer DMA transfer request. + [..] In this Mode it is advised to use the following function: + (+) void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, + FunctionalState NewState). +@endverbatim + * @{ + */ + +/** + * @brief Enables or disables the USART's DMA interface. + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @param USART_DMAReq: specifies the DMA request. + * This parameter can be any combination of the following values: + * @arg USART_DMAReq_Tx: USART DMA transmit request + * @arg USART_DMAReq_Rx: USART DMA receive request + * @param NewState: new state of the DMA Request sources. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void USART_DMACmd(USART_TypeDef* USARTx, uint32_t USART_DMAReq, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + assert_param(IS_USART_DMAREQ(USART_DMAReq)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the DMA transfer for selected requests by setting the DMAT and/or + DMAR bits in the USART CR3 register */ + USARTx->CR3 |= USART_DMAReq; + } + else + { + /* Disable the DMA transfer for selected requests by clearing the DMAT and/or + DMAR bits in the USART CR3 register */ + USARTx->CR3 &= (uint32_t)~USART_DMAReq; + } +} + +/** + * @brief Enables or disables the USART's DMA interface when reception error occurs. + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @param USART_DMAOnError: specifies the DMA status in case of reception error. + * This parameter can be any combination of the following values: + * @arg USART_DMAOnError_Enable: DMA receive request enabled when the USART DMA + * reception error is asserted. + * @arg USART_DMAOnError_Disable: DMA receive request disabled when the USART DMA + * reception error is asserted. + * @retval None + */ +void USART_DMAReceptionErrorConfig(USART_TypeDef* USARTx, uint32_t USART_DMAOnError) +{ + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + assert_param(IS_USART_DMAONERROR(USART_DMAOnError)); + + /* Clear the DMA Reception error detection bit */ + USARTx->CR3 &= (uint32_t)~((uint32_t)USART_CR3_DDRE); + /* Set the new value for the DMA Reception error detection bit */ + USARTx->CR3 |= USART_DMAOnError; +} + +/** + * @} + */ + +/** @defgroup USART_Group12 Interrupts and flags management functions + * @brief Interrupts and flags management functions + * +@verbatim + =============================================================================== + ##### Interrupts and flags management functions ##### + =============================================================================== + [..] This subsection provides a set of functions allowing to configure the + USART Interrupts sources, Requests and check or clear the flags or pending bits status. + The user should identify which mode will be used in his application to + manage the communication: Polling mode, Interrupt mode. + + *** Polling Mode *** + ==================== + [..] In Polling Mode, the SPI communication can be managed by these flags: + (#) USART_FLAG_REACK: to indicate the status of the Receive Enable + acknowledge flag + (#) USART_FLAG_TEACK: to indicate the status of the Transmit Enable + acknowledge flag. + (#) USART_FLAG_WU: to indicate the status of the Wake up flag. + (#) USART_FLAG_RWU: to indicate the status of the Receive Wake up flag. + (#) USART_FLAG_SBK: to indicate the status of the Send Break flag. + (#) USART_FLAG_CM: to indicate the status of the Character match flag. + (#) USART_FLAG_BUSY: to indicate the status of the Busy flag. + (#) USART_FLAG_ABRF: to indicate the status of the Auto baud rate flag. + (#) USART_FLAG_ABRE: to indicate the status of the Auto baud rate error flag. + (#) USART_FLAG_EOB: to indicate the status of the End of block flag. + (#) USART_FLAG_RTO: to indicate the status of the Receive time out flag. + (#) USART_FLAG_nCTSS: to indicate the status of the Inverted nCTS input + bit status. + (#) USART_FLAG_TXE: to indicate the status of the transmit buffer register. + (#) USART_FLAG_RXNE: to indicate the status of the receive buffer register. + (#) USART_FLAG_TC: to indicate the status of the transmit operation. + (#) USART_FLAG_IDLE: to indicate the status of the Idle Line. + (#) USART_FLAG_CTS: to indicate the status of the nCTS input. + (#) USART_FLAG_LBD: to indicate the status of the LIN break detection. + (#) USART_FLAG_NE: to indicate if a noise error occur. + (#) USART_FLAG_FE: to indicate if a frame error occur. + (#) USART_FLAG_PE: to indicate if a parity error occur. + (#) USART_FLAG_ORE: to indicate if an Overrun error occur. + [..] In this Mode it is advised to use the following functions: + (+) FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG). + (+) void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG). + + *** Interrupt Mode *** + ====================== + [..] In Interrupt Mode, the USART communication can be managed by 8 interrupt + sources and 10 pending bits: + (+) Pending Bits: + (##) USART_IT_WU: to indicate the status of the Wake up interrupt. + (##) USART_IT_CM: to indicate the status of Character match interrupt. + (##) USART_IT_EOB: to indicate the status of End of block interrupt. + (##) USART_IT_RTO: to indicate the status of Receive time out interrupt. + (##) USART_IT_CTS: to indicate the status of CTS change interrupt. + (##) USART_IT_LBD: to indicate the status of LIN Break detection interrupt. + (##) USART_IT_TC: to indicate the status of Transmission complete interrupt. + (##) USART_IT_IDLE: to indicate the status of IDLE line detected interrupt. + (##) USART_IT_ORE: to indicate the status of OverRun Error interrupt. + (##) USART_IT_NE: to indicate the status of Noise Error interrupt. + (##) USART_IT_FE: to indicate the status of Framing Error interrupt. + (##) USART_IT_PE: to indicate the status of Parity Error interrupt. + + (+) Interrupt Source: + (##) USART_IT_WU: specifies the interrupt source for Wake up interrupt. + (##) USART_IT_CM: specifies the interrupt source for Character match + interrupt. + (##) USART_IT_EOB: specifies the interrupt source for End of block + interrupt. + (##) USART_IT_RTO: specifies the interrupt source for Receive time-out + interrupt. + (##) USART_IT_CTS: specifies the interrupt source for CTS change interrupt. + (##) USART_IT_LBD: specifies the interrupt source for LIN Break + detection interrupt. + (##) USART_IT_TXE: specifies the interrupt source for Tansmit Data + Register empty interrupt. + (##) USART_IT_TC: specifies the interrupt source for Transmission + complete interrupt. + (##) USART_IT_RXNE: specifies the interrupt source for Receive Data + register not empty interrupt. + (##) USART_IT_IDLE: specifies the interrupt source for Idle line + detection interrupt. + (##) USART_IT_PE: specifies the interrupt source for Parity Error interrupt. + (##) USART_IT_ERR: specifies the interrupt source for Error interrupt + (Frame error, noise error, overrun error) + -@@- Some parameters are coded in order to use them as interrupt + source or as pending bits. + [..] In this Mode it is advised to use the following functions: + (+) void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState). + (+) ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT). + (+) void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT). + +@endverbatim + * @{ + */ + +/** + * @brief Enables or disables the specified USART interrupts. + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @param USART_IT: specifies the USART interrupt sources to be enabled or disabled. + * This parameter can be one of the following values: + * @arg USART_IT_WU: Wake up interrupt, not available for STM32F030 devices. + * @arg USART_IT_CM: Character match interrupt. + * @arg USART_IT_EOB: End of block interrupt, not available for STM32F030 devices. + * @arg USART_IT_RTO: Receive time out interrupt. + * @arg USART_IT_CTS: CTS change interrupt. + * @arg USART_IT_LBD: LIN Break detection interrupt, not available for STM32F030 devices. + * @arg USART_IT_TXE: Tansmit Data Register empty interrupt. + * @arg USART_IT_TC: Transmission complete interrupt. + * @arg USART_IT_RXNE: Receive Data register not empty interrupt. + * @arg USART_IT_IDLE: Idle line detection interrupt. + * @arg USART_IT_PE: Parity Error interrupt. + * @arg USART_IT_ERR: Error interrupt(Frame error, noise error, overrun error) + * @param NewState: new state of the specified USARTx interrupts. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState) +{ + uint32_t usartreg = 0, itpos = 0, itmask = 0; + uint32_t usartxbase = 0; + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + assert_param(IS_USART_CONFIG_IT(USART_IT)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + usartxbase = (uint32_t)USARTx; + + /* Get the USART register index */ + usartreg = (((uint16_t)USART_IT) >> 0x08); + + /* Get the interrupt position */ + itpos = USART_IT & IT_MASK; + itmask = (((uint32_t)0x01) << itpos); + + if (usartreg == 0x02) /* The IT is in CR2 register */ + { + usartxbase += 0x04; + } + else if (usartreg == 0x03) /* The IT is in CR3 register */ + { + usartxbase += 0x08; + } + else /* The IT is in CR1 register */ + { + } + if (NewState != DISABLE) + { + *(__IO uint32_t*)usartxbase |= itmask; + } + else + { + *(__IO uint32_t*)usartxbase &= ~itmask; + } +} + +/** + * @brief Enables the specified USART's Request. + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @param USART_Request: specifies the USART request. + * This parameter can be any combination of the following values: + * @arg USART_Request_TXFRQ: Transmit data flush ReQuest + * @arg USART_Request_RXFRQ: Receive data flush ReQuest + * @arg USART_Request_MMRQ: Mute Mode ReQuest + * @arg USART_Request_SBKRQ: Send Break ReQuest + * @arg USART_Request_ABRRQ: Auto Baud Rate ReQuest + * @param NewState: new state of the DMA interface when reception error occurs. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +void USART_RequestCmd(USART_TypeDef* USARTx, uint32_t USART_Request, FunctionalState NewState) +{ + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + assert_param(IS_USART_REQUEST(USART_Request)); + assert_param(IS_FUNCTIONAL_STATE(NewState)); + + if (NewState != DISABLE) + { + /* Enable the USART ReQuest by setting the dedicated request bit in the RQR + register.*/ + USARTx->RQR |= USART_Request; + } + else + { + /* Disable the USART ReQuest by clearing the dedicated request bit in the RQR + register.*/ + USARTx->RQR &= (uint32_t)~USART_Request; + } +} + +/** + * @brief Enables or disables the USART's Overrun detection. + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @param USART_OVRDetection: specifies the OVR detection status in case of OVR error. + * This parameter can be any combination of the following values: + * @arg USART_OVRDetection_Enable: OVR error detection enabled when + * the USART OVR error is asserted. + * @arg USART_OVRDetection_Disable: OVR error detection disabled when + * the USART OVR error is asserted. + * @retval None + */ +void USART_OverrunDetectionConfig(USART_TypeDef* USARTx, uint32_t USART_OVRDetection) +{ + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + assert_param(IS_USART_OVRDETECTION(USART_OVRDetection)); + + /* Clear the OVR detection bit */ + USARTx->CR3 &= (uint32_t)~((uint32_t)USART_CR3_OVRDIS); + /* Set the new value for the OVR detection bit */ + USARTx->CR3 |= USART_OVRDetection; +} + +/** + * @brief Checks whether the specified USART flag is set or not. + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @param USART_FLAG: specifies the flag to check. + * This parameter can be one of the following values: + * @arg USART_FLAG_REACK: Receive Enable acknowledge flag. + * @arg USART_FLAG_TEACK: Transmit Enable acknowledge flag. + * @arg USART_FLAG_WU: Wake up flag, not available for STM32F030 devices. + * @arg USART_FLAG_RWU: Receive Wake up flag, not available for STM32F030 devices. + * @arg USART_FLAG_SBK: Send Break flag. + * @arg USART_FLAG_CM: Character match flag. + * @arg USART_FLAG_BUSY: Busy flag. + * @arg USART_FLAG_ABRF: Auto baud rate flag. + * @arg USART_FLAG_ABRE: Auto baud rate error flag. + * @arg USART_FLAG_EOB: End of block flag, not available for STM32F030 devices. + * @arg USART_FLAG_RTO: Receive time out flag. + * @arg USART_FLAG_nCTSS: Inverted nCTS input bit status. + * @arg USART_FLAG_CTS: CTS Change flag. + * @arg USART_FLAG_LBD: LIN Break detection flag, not available for STM32F030 devices. + * @arg USART_FLAG_TXE: Transmit data register empty flag. + * @arg USART_FLAG_TC: Transmission Complete flag. + * @arg USART_FLAG_RXNE: Receive data register not empty flag. + * @arg USART_FLAG_IDLE: Idle Line detection flag. + * @arg USART_FLAG_ORE: OverRun Error flag. + * @arg USART_FLAG_NE: Noise Error flag. + * @arg USART_FLAG_FE: Framing Error flag. + * @arg USART_FLAG_PE: Parity Error flag. + * @retval The new state of USART_FLAG (SET or RESET). + */ +FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint32_t USART_FLAG) +{ + FlagStatus bitstatus = RESET; + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + assert_param(IS_USART_FLAG(USART_FLAG)); + + if ((USARTx->ISR & USART_FLAG) != (uint16_t)RESET) + { + bitstatus = SET; + } + else + { + bitstatus = RESET; + } + return bitstatus; +} + +/** + * @brief Clears the USARTx's pending flags. + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @param USART_FLAG: specifies the flag to clear. + * This parameter can be any combination of the following values: + * @arg USART_FLAG_WU: Wake up flag, not available for STM32F030 devices. + * @arg USART_FLAG_CM: Character match flag. + * @arg USART_FLAG_EOB: End of block flag, not available for STM32F030 devices. + * @arg USART_FLAG_RTO: Receive time out flag. + * @arg USART_FLAG_CTS: CTS Change flag. + * @arg USART_FLAG_LBD: LIN Break detection flag, not available for STM32F030 devices. + * @arg USART_FLAG_TC: Transmission Complete flag. + * @arg USART_FLAG_IDLE: IDLE line detected flag. + * @arg USART_FLAG_ORE: OverRun Error flag. + * @arg USART_FLAG_NE: Noise Error flag. + * @arg USART_FLAG_FE: Framing Error flag. + * @arg USART_FLAG_PE: Parity Errorflag. + * + * @note RXNE pending bit is cleared by a read to the USART_RDR register + * (USART_ReceiveData()) or by writing 1 to the RXFRQ in the register + * USART_RQR (USART_RequestCmd()). + * @note TC flag can be also cleared by software sequence: a read operation + * to USART_SR register (USART_GetFlagStatus()) followed by a write + * operation to USART_TDR register (USART_SendData()). + * @note TXE flag is cleared by a write to the USART_TDR register (USART_SendData()) + * or by writing 1 to the TXFRQ in the register USART_RQR (USART_RequestCmd()). + * @note SBKF flag is cleared by 1 to the SBKRQ in the register USART_RQR + * (USART_RequestCmd()). + * @retval None + */ +void USART_ClearFlag(USART_TypeDef* USARTx, uint32_t USART_FLAG) +{ + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + assert_param(IS_USART_CLEAR_FLAG(USART_FLAG)); + + USARTx->ICR = USART_FLAG; +} + +/** + * @brief Checks whether the specified USART interrupt has occurred or not. + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @param USART_IT: specifies the USART interrupt source to check. + * This parameter can be one of the following values: + * @arg USART_IT_WU: Wake up interrupt, not available for STM32F030 devices. + * @arg USART_IT_CM: Character match interrupt. + * @arg USART_IT_EOB: End of block interrupt, not available for STM32F030 devices. + * @arg USART_IT_RTO: Receive time out interrupt. + * @arg USART_IT_CTS: CTS change interrupt. + * @arg USART_IT_LBD: LIN Break detection interrupt, not available for STM32F030 devices. + * @arg USART_IT_TXE: Tansmit Data Register empty interrupt. + * @arg USART_IT_TC: Transmission complete interrupt. + * @arg USART_IT_RXNE: Receive Data register not empty interrupt. + * @arg USART_IT_IDLE: Idle line detection interrupt. + * @arg USART_IT_ORE: OverRun Error interrupt. + * @arg USART_IT_NE: Noise Error interrupt. + * @arg USART_IT_FE: Framing Error interrupt. + * @arg USART_IT_PE: Parity Error interrupt. + * @retval The new state of USART_IT (SET or RESET). + */ +ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint32_t USART_IT) +{ + uint32_t bitpos = 0, itmask = 0, usartreg = 0; + ITStatus bitstatus = RESET; + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + assert_param(IS_USART_GET_IT(USART_IT)); + + /* Get the USART register index */ + usartreg = (((uint16_t)USART_IT) >> 0x08); + /* Get the interrupt position */ + itmask = USART_IT & IT_MASK; + itmask = (uint32_t)0x01 << itmask; + + if (usartreg == 0x01) /* The IT is in CR1 register */ + { + itmask &= USARTx->CR1; + } + else if (usartreg == 0x02) /* The IT is in CR2 register */ + { + itmask &= USARTx->CR2; + } + else /* The IT is in CR3 register */ + { + itmask &= USARTx->CR3; + } + + bitpos = USART_IT >> 0x10; + bitpos = (uint32_t)0x01 << bitpos; + bitpos &= USARTx->ISR; + if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET)) + { + bitstatus = SET; + } + else + { + bitstatus = RESET; + } + + return bitstatus; +} + +/** + * @brief Clears the USARTx's interrupt pending bits. + * @param USARTx: where x can be from 1 to 8 to select the USART peripheral. + * @note USART3 and USART4 are available only for STM32F072 and STM32F091 devices. + * @note USART5, USART6, USART7 and USART8 are available only for STM32F091 devices. + * @note USART2 is not available for STM32F031 devices. + * @param USART_IT: specifies the interrupt pending bit to clear. + * This parameter can be one of the following values: + * @arg USART_IT_WU: Wake up interrupt, not available for STM32F030 devices. + * @arg USART_IT_CM: Character match interrupt. + * @arg USART_IT_EOB: End of block interrupt, not available for STM32F030 devices. + * @arg USART_IT_RTO: Receive time out interrupt. + * @arg USART_IT_CTS: CTS change interrupt. + * @arg USART_IT_LBD: LIN Break detection interrupt, not available for STM32F030 devices. + * @arg USART_IT_TC: Transmission complete interrupt. + * @arg USART_IT_IDLE: IDLE line detected interrupt. + * @arg USART_IT_ORE: OverRun Error interrupt. + * @arg USART_IT_NE: Noise Error interrupt. + * @arg USART_IT_FE: Framing Error interrupt. + * @arg USART_IT_PE: Parity Error interrupt. + * + * @note RXNE pending bit is cleared by a read to the USART_RDR register + * (USART_ReceiveData()) or by writing 1 to the RXFRQ in the register + * USART_RQR (USART_RequestCmd()). + * @note TC pending bit can be also cleared by software sequence: a read + * operation to USART_SR register (USART_GetITStatus()) followed by + * a write operation to USART_TDR register (USART_SendData()). + * @note TXE pending bit is cleared by a write to the USART_TDR register + * (USART_SendData()) or by writing 1 to the TXFRQ in the register + * USART_RQR (USART_RequestCmd()). + * @retval None + */ +void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint32_t USART_IT) +{ + uint32_t bitpos = 0, itmask = 0; + /* Check the parameters */ + assert_param(IS_USART_ALL_PERIPH(USARTx)); + assert_param(IS_USART_CLEAR_IT(USART_IT)); + + bitpos = USART_IT >> 0x10; + itmask = ((uint32_t)0x01 << (uint32_t)bitpos); + USARTx->ICR = (uint32_t)itmask; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/system/src/stm32f0-stdperiph/stm32f0xx_wwdg.c b/system/src/stm32f0-stdperiph/stm32f0xx_wwdg.c new file mode 100644 index 0000000..3b04fb4 --- /dev/null +++ b/system/src/stm32f0-stdperiph/stm32f0xx_wwdg.c @@ -0,0 +1,303 @@ +/** + ****************************************************************************** + * @file stm32f0xx_wwdg.c + * @author MCD Application Team + * @version V1.5.0 + * @date 05-December-2014 + * @brief This file provides firmware functions to manage the following + * functionalities of the Window watchdog (WWDG) peripheral: + * + Prescaler, Refresh window and Counter configuration + * + WWDG activation + * + Interrupts and flags management + * + * @verbatim + * + ============================================================================== + ##### WWDG features ##### + ============================================================================== + [..] Once enabled the WWDG generates a system reset on expiry of a programmed + time period, unless the program refreshes the counter (downcounter) + before to reach 0x3F value (i.e. a reset is generated when the counter + value rolls over from 0x40 to 0x3F). + [..] An MCU reset is also generated if the counter value is refreshed + before the counter has reached the refresh window value. This + implies that the counter must be refreshed in a limited window. + + [..] Once enabled the WWDG cannot be disabled except by a system reset. + + [..] WWDGRST flag in RCC_CSR register can be used to inform when a WWDG + reset occurs. + + [..] The WWDG counter input clock is derived from the APB clock divided + by a programmable prescaler. + + [..] WWDG counter clock = PCLK1 / Prescaler. + [..] WWDG timeout = (WWDG counter clock) * (counter value). + + [..] Min-max timeout value @32MHz (PCLK1): ~85us / ~43ms. + + ##### How to use this driver ##### + ============================================================================== + [..] + (#) Enable WWDG clock using RCC_APB1PeriphClockCmd(RCC_APB1Periph_WWDG, ENABLE) + function. + + (#) Configure the WWDG prescaler using WWDG_SetPrescaler() function. + + (#) Configure the WWDG refresh window using WWDG_SetWindowValue() function. + + (#) Set the WWDG counter value and start it using WWDG_Enable() function. + When the WWDG is enabled the counter value should be configured to + a value greater than 0x40 to prevent generating an immediate reset. + + (#) Optionally you can enable the Early wakeup interrupt which is + generated when the counter reach 0x40. + Once enabled this interrupt cannot be disabled except by a system reset. + + (#) Then the application program must refresh the WWDG counter at regular + intervals during normal operation to prevent an MCU reset, using + WWDG_SetCounter() function. This operation must occur only when + the counter value is lower than the refresh window value, + programmed using WWDG_SetWindowValue(). + + * @endverbatim + * + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2014 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f0xx_wwdg.h" +#include "stm32f0xx_rcc.h" + +/** @addtogroup STM32F0xx_StdPeriph_Driver + * @{ + */ + +/** @defgroup WWDG + * @brief WWDG driver modules + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* --------------------- WWDG registers bit mask ---------------------------- */ +/* CFR register bit mask */ +#define CFR_WDGTB_MASK ((uint32_t)0xFFFFFE7F) +#define CFR_W_MASK ((uint32_t)0xFFFFFF80) +#define BIT_MASK ((uint8_t)0x7F) + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** @defgroup WWDG_Private_Functions + * @{ + */ + +/** @defgroup WWDG_Group1 Prescaler, Refresh window and Counter configuration functions + * @brief Prescaler, Refresh window and Counter configuration functions + * +@verbatim + ============================================================================== + ##### Prescaler, Refresh window and Counter configuration functions ##### + ============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Deinitializes the WWDG peripheral registers to their default reset values. + * @param None + * @retval None + */ +void WWDG_DeInit(void) +{ + RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, ENABLE); + RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, DISABLE); +} + +/** + * @brief Sets the WWDG Prescaler. + * @param WWDG_Prescaler: specifies the WWDG Prescaler. + * This parameter can be one of the following values: + * @arg WWDG_Prescaler_1: WWDG counter clock = (PCLK1/4096)/1 + * @arg WWDG_Prescaler_2: WWDG counter clock = (PCLK1/4096)/2 + * @arg WWDG_Prescaler_4: WWDG counter clock = (PCLK1/4096)/4 + * @arg WWDG_Prescaler_8: WWDG counter clock = (PCLK1/4096)/8 + * @retval None + */ +void WWDG_SetPrescaler(uint32_t WWDG_Prescaler) +{ + uint32_t tmpreg = 0; + /* Check the parameters */ + assert_param(IS_WWDG_PRESCALER(WWDG_Prescaler)); + /* Clear WDGTB[1:0] bits */ + tmpreg = WWDG->CFR & CFR_WDGTB_MASK; + /* Set WDGTB[1:0] bits according to WWDG_Prescaler value */ + tmpreg |= WWDG_Prescaler; + /* Store the new value */ + WWDG->CFR = tmpreg; +} + +/** + * @brief Sets the WWDG window value. + * @param WindowValue: specifies the window value to be compared to the downcounter. + * This parameter value must be lower than 0x80. + * @retval None + */ +void WWDG_SetWindowValue(uint8_t WindowValue) +{ + __IO uint32_t tmpreg = 0; + + /* Check the parameters */ + assert_param(IS_WWDG_WINDOW_VALUE(WindowValue)); + /* Clear W[6:0] bits */ + + tmpreg = WWDG->CFR & CFR_W_MASK; + + /* Set W[6:0] bits according to WindowValue value */ + tmpreg |= WindowValue & (uint32_t) BIT_MASK; + + /* Store the new value */ + WWDG->CFR = tmpreg; +} + +/** + * @brief Enables the WWDG Early Wakeup interrupt(EWI). + * @note Once enabled this interrupt cannot be disabled except by a system reset. + * @param None + * @retval None + */ +void WWDG_EnableIT(void) +{ + WWDG->CFR |= WWDG_CFR_EWI; +} + +/** + * @brief Sets the WWDG counter value. + * @param Counter: specifies the watchdog counter value. + * This parameter must be a number between 0x40 and 0x7F (to prevent + * generating an immediate reset). + * @retval None + */ +void WWDG_SetCounter(uint8_t Counter) +{ + /* Check the parameters */ + assert_param(IS_WWDG_COUNTER(Counter)); + /* Write to T[6:0] bits to configure the counter value, no need to do + a read-modify-write; writing a 0 to WDGA bit does nothing */ + WWDG->CR = Counter & BIT_MASK; +} + +/** + * @} + */ + +/** @defgroup WWDG_Group2 WWDG activation functions + * @brief WWDG activation functions + * +@verbatim + ============================================================================== + ##### WWDG activation function ##### + ============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Enables WWDG and load the counter value. + * @param Counter: specifies the watchdog counter value. + * This parameter must be a number between 0x40 and 0x7F (to prevent + * generating an immediate reset). + * @retval None + */ +void WWDG_Enable(uint8_t Counter) +{ + /* Check the parameters */ + assert_param(IS_WWDG_COUNTER(Counter)); + WWDG->CR = WWDG_CR_WDGA | Counter; +} + +/** + * @} + */ + +/** @defgroup WWDG_Group3 Interrupts and flags management functions + * @brief Interrupts and flags management functions + * +@verbatim + ============================================================================== + ##### Interrupts and flags management functions ##### + ============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Checks whether the Early Wakeup interrupt flag is set or not. + * @param None + * @retval The new state of the Early Wakeup interrupt flag (SET or RESET). + */ +FlagStatus WWDG_GetFlagStatus(void) +{ + FlagStatus bitstatus = RESET; + + if ((WWDG->SR) != (uint32_t)RESET) + { + bitstatus = SET; + } + else + { + bitstatus = RESET; + } + return bitstatus; +} + +/** + * @brief Clears Early Wakeup interrupt flag. + * @param None + * @retval None + */ +void WWDG_ClearFlag(void) +{ + WWDG->SR = (uint32_t)RESET; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/